

Application manual

Real Time Clock Module

RA8804CE

Product name	Product number
RA8804CE XA	X1B000381A00100
RA8804CE XB	X1B000381A00200

NOTICE : PLEASE READ CAREFULLY BELOW BEFORE THE USE OF THIS DOCUMENT

- 1. The content of this document is subject to change without notice. Before purchasing or using Epson products, please contact with sales representative of Seiko Epson Corporation ("Epson") for the latest information and be always sure to check the latest information published on Epson's official web sites and resources.
- 2. This document may not be copied, reproduced, or used for any other purposes, in whole or in part, without Epson's prior consent.
- 3. Information provided in this document including, but not limited to application circuits, programs and usage, is for reference purpose only. Epson makes no guarantees against any infringements or damages to any third parties' intellectual property rights or any other rights resulting from the information. This document does not grant you any licenses, any intellectual property rights or any other rights with respect to Epson products owned by Epson or any third parties.
- 4. Using Epson products, you shall be responsible for safe design in your products; that is, your hardware, software, and/or systems shall be designed enough to prevent any critical harm or damages to life, health or property, even if any malfunction or failure might be caused by Epson products. In designing your products with Epson products, please be sure to check and comply with the latest information regarding Epson products (including, but not limited to this document, specifications, data sheets, manuals, and Epson's web site). Using technical contents such as product data, graphic and chart, and technical information, including programs, algorithms and application circuit examples under this document, you shall evaluate your products thoroughly both in stand-alone basis and within your overall systems. You shall be solely responsible for deciding whether to adopt/use Epson products with your products.
- 5. Epson has prepared this document carefully to be accurate and dependable, but Epson does not guarantee that the information is always accurate and complete. Epson assumes no responsibility for any damages you incurred due to any misinformation in this document.
- 6. No dismantling, analysis, reverse engineering, modification, alteration, adaptation, reproduction, etc., of Epson products is allowed.
- 7. Epson products have been designed, developed and manufactured to be used in general electronic applications and specifically designated applications ("Anticipated Purpose"). Epson products are NOT intended for any use beyond the Anticipated Purpose that requires particular quality or extremely high reliability in order to refrain from causing any malfunction or failure leading to critical harm to life and health, serious property damage, or severe impact on society, including, but not limited to listed below ("Specific Purpose"). Therefore, you are strongly advised to use Epson products only for the Anticipated Purpose. Should you desire to purchase and use Epson products for Specific Purpose, Epson makes no warranty and disclaims with respect to Epson products, whether express or implied, including without limitation any implied warranty of merchantability or fitness for any Specific Purpose. Please be sure to contact our sales representative in advance, if you desire Epson products for Specific Purpose: Space equipment (artificial satellites, rockets, etc.) / Transportation vehicles and their control equipment (automobiles, aircraft, trains, ships, etc.) / Medical equipment / Relay equipment to be placed on sea floor / Power station control equipment / Disaster or crime prevention equipment / Traffic control equipment / Financial equipment Other applications requiring similar levels of reliability as the above
- 8. Epson products listed in this document and our associated technologies shall not be used in any equipment or systems that laws and regulations in Japan or any other countries prohibit to manufacture, use or sell. Furthermore, Epson products and our associated technologies shall not be used for the purposes of military weapons development (e.g. mass destruction weapons), military use, or any other military applications. If exporting Epson products or our associated technologies, please be sure to comply with the Foreign Exchange and Foreign Trade Control Act in Japan, Export Administration Regulations in the U.S.A (EAR) and other export-related laws and regulations in Japan and any other countries and to follow their required procedures.
- 9. Epson assumes no responsibility for any damages (whether direct or indirect) caused by or in relation with your non-compliance with the terms and conditions in this document or for any damages (whether direct or indirect) incurred by any third party that you give, transfer or assign Epson products.
- 10. For more details or other concerns about this document, please contact our sales representative.
- 11. Company names and product names listed in this document are trademarks or registered trademarks of their respective companies.

©Seiko Epson Corporation 2021, All rights reserved.

ETM60E Revision History

Rev. No.	Date	Page	Description
01	30.Apr.2018		Release
02	27.Jun.2018	16	5) RESET bit] It explained detailed function of RESET. <u>RESET bit</u>
		47	8.15. Figure of 32kHz-TCXO was updated. SCL and SDA connects to GND. <u>Figure 1 32.768 kHz DTCXO Connection</u>
		All	Document contents and format was updated to same as RX8804CE. Ex, some Block diagram, etc. The link to index was added to the all footer.
		30	As for time of auto release of timer interruption, Symbol name was updated to tRTN2 from tRTN. <u>"TSEL1, TSEL0 bit"</u>
	03 19 Nov 2021 34		Wakeup Timer Timing chart was optimized. <u>"8.3.5. Wakeup Timer Interrupt Timing Chart"</u>
03			Optimized explanation of the Time-Update interruption. 8.7. Time Update Interrupt Function
		35	"Timing chart of Time update interruption"
		34	As for time of auto release of Time update interruption, Symbol name was updated to tRTN1 from tRTN. " <u>USEL (Update Interrupt Select) bit</u> "
		46	Note is added the Metal pad of package. 9.1.External Dimensions
		52	Contacts list was updated. Contacts

INDEX

NOTICE : PLEASE READ CAREFULLY BELOW BEFORE THE USE OF THIS DOCUMENT	1
ETM60E Revision History	2
INDEX	3
Overview	5
2. Block Diagram	
3. Terminal Description	
3.1. Terminal Connections	
3.2. Pin Functions	
4. Absolute Maximum Ratings	7
5. Recommended Operating Conditions	
6. Frequency Characteristics	7
7. Electrical Characteristics	
7.1. DC Characteristics	
7.2. AC Characteristics 7.3. Reference Characteristics	
7.3.1 Temperature Compensation and Consumption Current	
7.3.2 IDD vs TC Characteristics for Reference	
7.3.3 Reference characteristic of I ² C-Bus active current.	
8. Use Methods	
8.1. Description of Registers	
8.1.1. Write / Read and Bank Select	
8.1.2. Register Table (Basic time and calendar register)	
8.1.3. Register Table (Time stamp, EVIN, SOUT, Timer)	12
8.1.4. Quick Reference	
8.1.5 Initial Value of Registers	
8.2. Details of Registers	
8.2.1. Clock Counter (SEC - YEAR)	
8.2.3. Wakeup Timer Control Registers	
8.2.4. Control Registers, Flag Registers	
8.2.5. SOUT Control Register	
8.2.6. Time Stamp Data Event Controller Register	
8.3. SOUT Function	
8.3.1. Various Function of SOUT	
8.3.2. SOUT Function Program ex.1	
8.4. EVIN Interrupt and Time Stamp Function 8.4.1. Time Stamp Program ex	
8.4.2. Timing Chart of EVIN Time Stamping	23
8.4.3. /INT pin Operation when an Interrupt Occurs.	
8.5. Alarm Interrupt Function	
8.5.1. Alarm Interrupt Function	
8.5.2. Alarm Interrupt Function Register	
8.5.3. Examples of Alarm Settings	
8.5.4. Alarm Interrupt Timing Chart 8.5.5. /INT pin Operation when an Interrupt Occurs	
8.6. Wakeup Timer Interrupt Function	
8.6.1. Wakeup Timer Interrupt Function	
8.6.2. Wakeup Timer Interruption Registers.	
8.6.3. Wakeup Timer Start Timing	
8.3.4. Wakeup Timer Interrupt Interval (example)	
8.3.5. Wakeup Timer Interrupt Timing Chart	
8.7. Time Update Interrupt Function	
8.7.1. Time Update Interrupt Function 8.7.2. Related Registers for Time Update Interrupt Functions	
8.7.3. Time Update Interrupt Function Timing Chart	
8.8. Temperature Compensation Function	
8.8.1. Temperature Compensation Function	
8.8.2. Related Registers for Temperature Compensation Function	
8.9. Reading / Writing Data via the I ² C-Bus Interface	
8.9.1. Overview of I ² C-Bus	
RA8804CE Jump to To	p / Bottom

8.9.2. System Configuration 8.9.3. Starting and stopping I ² C-Bus communications	37
8.9.4. Data Transfers and Acknowledge Responses during I ² C-Bus Communications	
8.9.5. Slave Address	40
8.9.6. I ² C-Bus Protocol	41
8.10. Backup and Recovery	42
8.11. About Access at the Time of Backup Return and Initial Power Supply	43
8.12. Flow Chart	44
8.13. Connection with Typical Microcontroller	47
8.14. When Used as a Clock Source (32.768 kHz DTCXO)	47
9. External Dimensions / Marking Layout	48
9.1. External Dimensions	48
9.2. Marking Layout	48
10.Application Notes	49
11.Figures	50
12.Tables	50
Contacts	52

RA8804CE

- Built-in 32.768 kHz DTCXO
- Interface Type

Overview

- Low current consumption at backup
- Wide time-keeping voltage range
- Wide interface voltage range
- SOUT can output self monitoring status, voltage down etc.
- Time stamp function of Seconds from Year
- EVIN is equipped for time stamp trigger
- Alarm interrupt function
- Wakeup timer interrupt function
- Time update interrupt function
- Temperature compensated 32.768 kHz or other output
- Auto correction of leap years
- AEC-Q100 compliant for automotive applications

- : I²C-Bus (Up to 400 kHz)
- : 350 nA / 3.0 V Typ.
- : 1.5 V to 5.5 V
- : 1.6 V to 5.5 V
- : SOUT can output programmed H / L level also.
- : One time recorded by trigger of EVIN.
- : It has connectable pull up resistor
- : Combination of Day, Date, Hour, Minute, and AE bit
- : Auto repeated 244.14 µs to 32 years
- : Every second or every minute
- : Available output enable control
- : In 60 seconds, revision of a leap second is possible.

This module is an I²C-Bus interface-compliant real-time clock which includes a 32.768 kHz DTCXO. In addition to providing a calendar (year, month, date, day, hour, minute, second) function and a clock counter function, this module provides an abundance of other functions including an alarm function, wakeup timer function, time update interrupt function, 32.768 kHz output function, Time stamp function with EVIN-pin trigger, and. Programmable output function to SOUT-pin of interrupt Flags or self monitoring Flags.

The devices in this module are fabricated via a CMOS process for low current consumption, which enables longterm battery back-up.

2. Block Diagram




Figure 2 Block Diagram

5

3. Terminal Description

3.1. Terminal Connections

		RA8804CE	
	1. FOE		10. /INT
	2. Vdd	\square	9. GND
	3. EVIN		8. T2
	4. FOUT		7. SDA
	5. SCL		6. SOUT
Figure 3 Pin Layout			

3.2. Pin Functions

Table 1 Pin Functions

Signal name	I/O	Function
SDA	I/O	This pin's signal is used for input and output of address, data, and ACK bits, synchronized with the serial clock used for I ² C-Bus communications Since the SDA pin is an N-ch open drain pin during output, be sure to connect a suitable pull-up resistance relative to the signal line capacity
SCL	Input	This is the serial clock input pin for I ² C-Bus communications.
FOUT	Output	This is the CMOS output pin with output control provided via the FOE pin. When FOE = "H" (high level), this pin outputs a 32.768 kHz signal. (depend on FSEL bit) When output is stopped, the FOUT pin = Hi-Z (high impedance)
FOE	Input	This is an input pin used to control the output mode of the FOUT pin When this pin's level is high, the FOUT pin is in output mode. When it is low, output via the FOUT pin is stopped
/INT	Output	This pin is used to output alarm signals, timer signals, time update signals, and other signals. This pin is an open drain pin
EVIN	Input	Trigger input terminal for time stamps. Pull-up resistor selectable by register setting
SOUT	Output	SOUT is push-pull for the inside state output SOUT outputs state of a specified flag bit or programmed logical 1 or 0
Vdd	_	This pin is connected to a positive power supply
GND	_	This pin is connected to a ground
T2	_	Use only for testing in the factory (Do not connect externally)

Note: Be sure to connect a bypass capacitor rated at least 0.1 μF between VDD and GND.

4. Absolute Maximum Ratings

Table 2 Absolute Maximum Rating

_				GND = 0 V
Item	Symbol	Condition	Rating	Unit
Supply voltage	Vdd	Between VDD and GND	–0.3 to +6.5	V
Input voltage (1)	VIN1	FOE, SCL, SDA, EVIN pins	GND -0.3 to +6.5	V
Input voltage (2)	VIN2	EVIN pin	GND -0.3 to VDD +0.3	V
Output voltage (1)	Vout1	FOUT and SOUT pins	GND -0.3 to VDD +0.3	V
Output voltage (2)	Vout2	SDA and /INT pins	GND -0.3 to +6.5	V
Storage temperature	Tstg	When stored separately, without packaging	–55 to +125	°C

5. Recommended Operating Conditions

Table 3 Recommended Operating Conditions

					GN	1D = 0 V
Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Operating supply voltage	VACC	Between VDD and GND	1.6	3.0	5.5	V
Temp. compensation voltage	Vtem	_	1.5	3.0	5.5	V
Clock supply voltage	Vclk	_	1.5	3.0	5.5	V
Operating temperature	Ta	No condensation	-40	+25	+105	°C

* To apply Min. value of V_{ACC} and V_{CLK}, the V_{DD} needs to be supplied with more than 1.5 V at least for the oscillation to stabilize (oscillation start time tSTA).

* The Min. value of V_{CLK} is the Min. voltage required to retain the time counting function. it is however necessary to maintain V_{TEM} till the oscillation of the oscillator has stabilized (oscillation start time tSTA).

* The temperature compensation stops working below Min. value of V_{TEM}.

6. Frequency Characteristics

Table 4 Frequency Characteristics

GND = 0 V

Item	Symbol	Condition	Rating	Unit	
Fraguanay atability	∆f/f	Ta = 0 to +50 °C, VDD = 3.0 V XA Ta = -40 to +85 °C, VDD = 3.0 V Ta = -85 to +105 °C, VDD = 3.0 V	±1.9 ^{*1} ±3.4 ^{*2} ±8.0 ^{*3}		
Frequency stability		Ta = 0 to +50 °C, VDD = 3.0 V Ta = -40 to +85 °C, VDD = 3.0 V Ta = -85 to +105 °C, VDD = 3.0 V	±3.8 ^{*4} ±5.0 ^{*5} ±8.0 ^{*3}	× 10 ⁻⁶	
Frequency/voltage characteristics	f/V	Ta= +25 °C, VDD=1.5 V to 5.5 V	±1.0 Max.	\times 10 ⁻⁶ / V	
FOUT Symmetry	SYM	50% VDD level, +25 °C, VDD = 1.5 V to 5.5 V	50 ± 10	%	
Oscillation start time	t STA	Ta = +25 °C, VDD = 1.5 V ~ 5.5 V Ta = -40 to +85 °C, VDD = 1.6 V to 5.5 V	1.0 Max. 3.0 Max.	S	
Aging	fa	Ta = +25 °C, VDD = 3.0 V, first year	±3 Max.	\times 10 ⁻⁶ / year	
Reflow	fref	260 °C Max. 2 times	± 3 Max. ^{*6}	× 10 ⁻⁶	

*1 5 s error per a month.

*2 9 s error per a month.

*3 21 s error per a month.

*4 10 s error per a month.

*5 13.2 s error per a month.

*6 The result that it was measured at 25 $\,$ °C, 24 hours after processing of reflow soldering. 7. Electrical Characteristics

7.1. DC Characteristics

Table 5 DC Characteristics

	1	*Unless otherw	vise specified, G	6ND = 0 V, Vi	DD = 1.5 V to	5.5 V, Ta	$a = -40 ^{\circ}C to +$	105 °C
Item	Symbol	Condition			Min.	Тур.	Max.	Unit
Average Current consumption (1)	IDD1		fSCL = 0 Hz, /INT = Hi-Z, VDD			0.40	1.6	
Average Current consumption (2)	IDD2	FOUT is stopped Temp compensatio	on interval 2.0 s	Vdd = 3 V		0.35	1.5	
Average Current consumption (3)	I _{DD3}	fSCL = 0 Hz, /INT =	,	VDD = 5 V		1.1	3.1	
Average Current consumption (4)	I _{DD4}	FOUT outputs 32 k Temp compensatio		Vdd = 3 V		1.0	3.0	
Average Current consumption (5)	IDD5	fSCL = 0 Hz, /INT =	,	VDD = 5 V		6.1	8.1	
Average Current consumption (6)	I _{DD6}	FOUT outputs 32 k Temp compensatio		VDD = 3 V		4.0	6.0	μA
Average Current consumption (7)	Idd7	fSCL = 0 Hz, /INT =	= Hi-Z,	VDD = 5 V		0.38	1.55	
Average Current consumption (8)	IDD8	FOUT is stopped Temp compensatio	n is stopped.	VDD = 3 V		0.33	1.45	
Peak Current consumption (1)	IDD9	fSCL = 0 Hz, /INT =	= Vdd,	VDD = 5 V		55	100	
Peak Current consumption (2)	I _{DD10}	FOUT is stopped Temp compensatio	on ON (peak)	VDD = 3 V		50	95	
I Park Jacob Samata a Rama	VIH1	SCL, SDA, FOE	SCL, SDA, FOE		$0.8 imes V_{DD}$		5.5	
High-level input voltage	V _{IH2}	EVIN			0.8 imes Vdd		Vdd	
Low-level input voltage	VIL	SCL, SDA, FOE, E	IVIN		GND – 0.3		0.2 imes V dd	
	Voh1	VDD = 5 V, IOH		= –1 mA	4.5		5.0	
High-level output voltage	Voh2	FOUT, SOUT	Vdd = 3 V, Iон = -1 mA		2.2		3.0	
	V _{OH3}		Vdd = 3 V, Ioh :	= –100 µA	2.9		3.0	
	Vol1		Vdd = 5 V, Iol =	= 1 mA	GND		GND + 0.5	V
	V _{OL2}	FOUT, SOUT	VDD = 3 V, IOL =	VDD = 3 V, IOL = 1 mA			GND + 0.8	
	V _{OL3}		Vdd = 3 V, Iol =	= 100 µA	GND		GND + 0.1	
Low-level output voltage	V _{OL4}	/INT	Vdd = 5 V, Iol =	= 1 mA	GND		GND + 0.25	
	Vols /		Vdd = 3 V, Iol =	= 1 mA	GND		GND + 0.4	
	V _{OL6}	SDA	$VDD \ge 2 V$, $IOL =$	= 3 mA	GND		GND + 0.4	
Input leakage current	Ilk	INPUT pins, VIN = VDD or GND		-0.5		0.5		
Output leakage current	loz	Output pins, output voltage = V□□ or GND		-0.5		0.5	μA	
Pull-up Resistor	Revin	EVIN			125	500	2000	kΩ
Detection voltage of VDET	V_{DET}	Vdd	Vdd			1.45	1.49	v
Detection voltage of VLF	VLOW	Vdd			0.9	1.0	1.2	V

7.2. AC Characteristics

Table 6 AC Characteristics

* Un	less otherwis	se specified,	GND = 0 V	, VDD = 1.6	5 V to 5.5 V , T	$a = -40 ^{\circ}C to$) +105 °C
Item	Symbol	Condition		SCL = 100 kHz Standard Mode		SCL = 400 kHz Fast Mode	
			Min.	Max.	Min.	Max.	
SCL clock frequency	fsc∟	-	-	100	-	400	kHz
Start condition setup time	tsu;sta	_	4.7	_	0.6	_	μs
Start condition hold time	thd;STA	-	4.0	_	0.6	-	μs
Data setup time	tsu;dat	-	250	-	100	-	ns
Data hold time	thd;dat	-	0	_	0	-	ns
Stop condition setup time	tsu;sto	-	4.0	-	0.6	-	μs
Bus idle time between start condition and stop condition	tBUF	-	4.7	-	1.3	_	μs
Time when SCL = "L"	tLOW	-	4.7	-	1.3	-	μs
Time when SCL = "H"	thigh	-	4.0	-	0.6	-	μs
Rise time for SCL and SDA	tr	_	_	1.0	_	0.3	μs
Fall time for SCL and SDA	tr	-	_	0.3	_	0.3	μs
Allowable spike time on bus	tSP	-	-	50	_	50	ns




Figure 4 I²C-Bus Timing Chart


Note

- As for the communication time of I²C-Bus, completion of less than 1 second is recommended. If such communication requires 1 second (Max.) or longer, the I²C-Bus interface is reset by the internal bus timeout function. When bus-time-out occur, SDA is released to Hi-Z input mode.
- 2. But readout data of a clock is stable anytime, and there isn't contradiction. And it does not occur that data of a clock delay even if access time is prolonged.

7.3. Reference Characteristics

7.3.1 Temperature Compensation and Consumption Current

The current consumption of RA8804CE increases at a timing of a temperature compensation. As for this peak current consumption, it occurs in about 0.7ms. IDD1, IDD2 is the average current consumption at temperature compensation in 2 seconds cycle.





7.3.2 IDD vs TC Characteristics for Reference

Table 7 Average Current consumption IDD1, IDD2						
Temp. compensation interval	IDD1 Typ. (VDD = 5.0 V)	IDD2 Typ. (VDD = 3.0 V)				
TC Unit s	Unit µA	Unit µA				
0.5	0.46	0.40				
2	0.38	0.35				
10	0.38	0.33				
30	0.38	0.33				

Table 7 Average Current consumption IDD1. IDD2

7.3.3 Reference characteristic of I²C-Bus active current.





8. Use Methods

8.1. Description of Registers

8.1.1. Write / Read and Bank Select

Address 00h to 0Fh: Basic time and calendar register. It compatible with RX8803 and RX8900 Address 10h to 1Fh: Extension register

Access to more than address 20h is possible, but there is some control register for quality inspection. Address is incremented automatically in lower 4 bits address.

Upper 4bits address are fixed. (00, ..., 0E, 0F, 00, 01), (10, ..., 1E, 1F, 10, 11)

Table 8 Register Division (00h ~ 0Fh)

	Basic register	Time stamp register	Access is prohibited		
Address (8bit)	0Fh from 00h	1Fh from 10h	FFh from 20h		

Table 9 R	egister Table (00h ~ 0Fl	h)									
Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Init	Write
00	SEC	0	40	20	10	8	4	2	1		\checkmark
01	MIN	0	40	20	10	8	4	2	1		\checkmark
02	HOUR	0	0	20	10	8	4	2	1		\checkmark
03	WEEK	0	6	5	4	3	2	1	0		\checkmark
04	DAY	0	0	20	10	8	4	2	1		\checkmark
05	MONTH	0	0	0	10	8	4	2	1		\checkmark
06	YEAR	80	40	20	10	8	4	2	1		\checkmark
07	RAM	•	•	•	•	•	•	•	•		\checkmark
08	MIN Alarm	AE	40	20	10	8	4	2	1		\checkmark
09	HOUR Alarm	AE	•	20	10	8	4	2	1		\checkmark
0A	WEEK Alarm	AE	6	5	4	3	2	1	0		al
UA	DAY Alarm	AE	•	20	10	8	4	2	1		٦
0B	Timer Counter 0	128	64	32	16	8	4	2	1		\checkmark
0C	Timer Counter 1	32768	16384	8132	4096	2048	1024	512	256		\checkmark
0D	Control1	TEST	WADA	USEL	TE	FSEL1	FSEL0	TSEL1	TSEL0	02h	\checkmark
0E	Flag Register	0	0	UF	TF	AF	0	VLF	VDET	00h	√*
0F	Control2	CSEL1	CSEL0	UIE	TIE	AIE	0	0	RESET	40h	\checkmark

8.1.2. Register Table (Basic time and calendar register)

O Writing is avoided. Read value is 0, always. • It can read and write. $\sqrt{}$ is available. – avoid.

"Init" shows value of after power-on Reset. Unit is Hex.

*Note Refer to Flag Registers

Note After the initial power-up (from 0 V) or in case the VLF bit returns "1", make sure to initialize all registers, before using the RTC.

Be sure to avoid entering incorrect date and time data, as clock operations are not guaranteed when the data or time data is incorrect.

- Only a 0 can be written to the UF, TF, AF, VLF, VDET and EF bit. The EVMON bit is read only bit.
- Any bit marked with "o" should be used with a value of "0" after initialization.
- Any bit marked with "•" is a RAM bit that can be used to read or write any data.
- The TEST bit is used by the manufacturer for testing. Be sure to set "0" for this bit when writing.
- If an alarm function is not used, registers 08h-0Ah can be used as RAM. (AIE: "0")
- Reading register value of address 0Bh-0Ch and 1Fh is pre-set data. If a timer function is not used, register of 0Bh-0Ch and 1Fh can be used as RAM. (TE, TIE: "0")

8.1.3. Register Table (Time stamp, EVIN, SOUT, Timer)

Table 10 R	e 10 Register Table (10h ~ 1Fh)										
Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Init	Write
10	Time stamp SEC	0	40	20	10	8	4	2	1	00h	_
11	Time stamp MIN	0	40	20	10	8	4	2	1	00h	-
12	Time stamp HOUR	0	0	20	10	8	4	2	1	00h	-
13	Time stamp WEEK	0	6	5	4	3	2	1	0	00h	-
14	Time stamp DAY	0	0	20	10	8	4	2	1	00h	-
15	Time stamp MONTH	TSVLF	TSVDET	0	10	8	4	2	1	00h	-
16	Time stamp YEAR	80	40	20	10	8	4	2	1	00h	-
17	EVIN set	ECP	EHL	EPU	RCE	EIE	0	ET1	ET0	00h	\checkmark
18	EVIN det	EF	0	0	0	EVMON	0	0	0	00h	\checkmark
19	SOUT set1	SOE7	SOE6	SOE5	SOE4	SOE3	SOE2	SOE1	SOE0	00h	\checkmark
1A	SOUT set2	DCE	DC	0	0	SRV	FS2	FS1	FS0	00h	\checkmark
1B	Timer set	TSTP	TRES	0	0	0	0	0	0	00h	\checkmark
1C	Timer0	128	64	32	16	8	4	2	1	00h	-
1D	Timer1	32768	16384	8192	4096	2048	1024	512	256	00h	_
1E	Timer2	8388608	4194304	2097152	1048576	524288	262144	131072	65536	00h	_
1F	Timer counter 2	8388608	4194304	2097152	1048576	524288	262144	131072	65536	00h	\checkmark

Table 10 Register Table (10h ~ 1Fh)

O Writing is avoided. Read value is 0, always. • It can read and write. $\sqrt{}$ is available. – avoid. "Init" shows value of after power-on Reset. Unit is Hex.

8.1.4. Quick Reference

Table 11 Quick Reference

Update interrupt selec	tion	Default			
USEL = 0	Every updates of seconds.	\checkmark			
USEL = 1	Every updates of minutes.				
Output Frequency sele	ection				
FSEL1, FSEL0 = 00	32.768 kHz	\checkmark			
FSEL1, FSEL0 = 01	1024 Hz				
FSEL1, FSEL0 = 10	1 Hz				
FSEL1, FSEL0 = 11	32.768 kHz				
Timer source clock se	ner source clock selection				
TSEL1, TSEL0 = 00	4096 Hz				
TSEL1, TSEL0 = 01	64 Hz				
TSEL1, TSEL0 = 10	1 Hz Not updates of seconds.	\checkmark			
TSEL1, TSEL0 = 11	1/60 Hz Every minute update				
Temperature compens	ation selection				
CSEL1, CSEL0 = 00	0.5 s				
CSEL1, CSEL0 = 01	2.0 s	\checkmark			
CSEL1, CSEL0 = 10	10 s				
CSEL1, CSEL0 = 11	30 s				

8.1.5 Initial Value of Registers

Table 12 Registers Initial Value

	Registers' Initial value after power on reset
Initial Value	Register
1	TSEL1, VLF, VDET, CSEL0
0	TEST, WADA, USEL, TE, FSEL1, FSEL0, TSEL0, UF, TF, AF, EF, CSEL1, UIE, TIE, AIE, RESET,
	TSVLF, TSVDET, ECP, EHL, EPU, RCE, EIE, ET1, ET0, EVMON, SOE0 ~ SOE7, DCE, DC, SRV,
	FS0 ~ FS2, TRES, TSTP, All bits of address1Ch,1Dh,1Eh and 1Fh

All other register values are undefined, so be sure to perform a reset before using the module.

8.2. Details of Registers

8.2.1. Clock Counter (SEC - YEAR)

•The data format is BCD format. For example, when the "seconds" register value is "0101 1001" it indicates 59 seconds. 24hours system is available.

Table 13 Clock, Calendar Register

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
00	SEC	0	40	20	10	8	4	2	1
01	MIN	0	40	20	10	8	4	2	1
02	HOUR	0	0	20	10	8	4	2	1
03	WEEK	0	6	5	4	3	2	1	0
04	DAY	0	0	20	10	8	4	2	1
05	MONTH	0	0	0	10	8	4	2	1
06	YEAR	80	40	20	10	8	4	2	1

1) SEC register

This second register counts from "00" to "01", "02", and up to 59 seconds, after 59 it starts again from 00 second. When written any data to SEC register, less than a SEC counter (512 Hz from 2 Hz) is cleared to zero. Thus, the time accuracy becomes 0 s to $30.5 \ \mu$ s. * (refer to Figure 6)

If highly precise time synchronization is needed, RESET bit setting to 1 is most suitable operation.

When 60 seconds were written to SEC register, it returns to 00 second in next update. This special update is the same as plus-adjustment of Leap second. This behavior is useful in the adjustments of Leap second.

*Note Several data writing into SEC register might cumulative time delay.

2) MIN register

This minute register counts from "00" to "01", "02", and up to 59 minutes, after 59 it starts again from 00 minute.

3) HOUR register

This 24 hours register counts from "00" hour to "01", "02", "23", "00", "01". "o" indicates write-protected bits. Zero is always read from these bits.

4) WEEK register

This WEEK register consists of 7bit shift registers.

The data values are counted as follows: Day 01h \rightarrow Day 02h \rightarrow Day 04h \rightarrow Day 08h \rightarrow Day 10h \rightarrow Day 20h \rightarrow Day 40h \rightarrow Day 01h \rightarrow Day 02h

The correspondence between days and count values is shown below.

Table 14 WEEK Register

WEEK	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Day of week	Data h
	0	0	0	0	0	0	0	1	Sunday	01h
	0	0	0	0	0	0	1	0	Monday	02h
	0	0	0	0	0	1	0	0	Tuesday	04h
Write / Read	0	0	0	0	1	0	0	0	Wednesday	08h
	0	0	0	1	0	0	0	0	Thursday	10h
	0	0	1	0	0	0	0	0	Friday	20h
	0	1	0	0	0	0	0	0	Saturday	40h
Write prohibit	Also	NOT set o, note w en show rfere wit	/ith caut n above	-	_					

5) DAY Register

The updating of DAY register varies according to the month setting.

A leap year is set whenever the year value is a multiple of four (such as 04, 08, 12, 88, 92, or 96). In February of a leap year, the counter counts dates from "01", "02", "03", to "28", "29", "01".

Table 15 DAY Register

DAY	Month	Date update pattern				
	1, 3, 5, 7, 8, 10, or 12	01, 02, 03 ~ 30, 31, 01 ~				
Write / Read	4, 6, 9, or 11	01, 02, 03 ~ 30, 01, 02 ~				
Wille / Reau	February in common year	01, 02, 03 ~ 28, 01, 02 ~				
	February in leap year	01, 02, 03 ~ 28, 29, 01 ~				

3) MONTH register

This MONTH register counts from 01 (January), 02 (February), and up to 12 (December), then starts again since 01 (January).

4) YEAR register

This YEAR register counts from 00, 01, 02 and up to 99, then starts again since 00. Any year multiple of four (04, 08, 12, 88, 92, 96, etc.) works as a leap year.

< Definition of leap years >

Leap year: year divisible by 4, year divisible by 400 Ex. 2000, 2004, 2008, 2012, 2096, 2400, 2800 Common year: year indivisible by 4, year divisible by 100 Ex. 2001, 2002, 2003, 2005, 2099, 2100, 2200, 2300, 2500




Figure 7 Internal clock distribution diagram

8.2.2. Alarm Registers

Table 16 Alarm registers

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
08	MIN Alarm	AE	40	20	10	8	4	2	1
09	HOUR Alarm	AE	•	20	10	8	4	2	1
0A	WEEK Alarm	AE	6	5	4	3	2	1	0
UA	DAY Alarm	AE	٠	20	10	8	4	2	1
0D	Control1	TEST	WADA	USEL	TE	FSEL1	FSEL0	TSEL1	TSEL0
0E	Flag Register	0	0	UF	TF	AF	0	VLF	VDET
0F	Control2	CSEL1	CSEL0	UIE	TIE	AIE	0	0	RESET

The alarm interrupt function is used, along with the AEI, AF, and WADA bits, to set alarms for specified date, day, hour, and minute values

When the settings in the above alarm registers and the WADA bit match the current time, the /INT pin goes to low level and "1" is set to the AF bit to report that an alarm interruption has occurred

Please refer to Alarm Interrupt Function

8.2.3. Wakeup Timer Control Registers

able 17 Wa	able 17 Wakeup Timer Control Registers										
Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Read	Write
0B	Timer Counter 0	128	64	32	16	8	4	2	1	1	7
0C	Timer Counter 1	32768	16384	8192	4096	2048	1024	512	256	\checkmark	\checkmark
1B	Timer set	TSTP	TRES	0	0	0	0	0	0	\checkmark	\checkmark
1C	Timer0	128	64	32	16	8	4	2	1	\checkmark	
1D	Timer1	32768	16384	8192	4096	2048	1024	512	256	\checkmark	
1E	Timer2	8388608	4194304	2097152	1048576	524288	262144	131072	65536	\checkmark	
1F	Timer Counter 2	8388608	4194304	2097152	1048576	524288	262144	131072	65536	\checkmark	\checkmark

Table 17 Wakeup Timer Control Registers

These registers are used to set the preset countdown value for the wakeup timer interrupt function.
The **TE**, **TF**, **TIE**, **and TSEL0 / 1 bits** are also used to set the wakeup timer interrupt function.
When the value in the above wakeup timer control register just changes from 01h to 00h, the /INT pin goes to low level and "1" is set to the TF bit to report that a wakeup timer interrupt event has occurred.
Please refer to Wakeup timer Control function

8.2.4. Control Registers, Flag Registers

Table 18 Control Register, Flag Register

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0D	Control1 (Default)	TEST	WADA	USEL (0)	TE (0)	FSEL1	FSEL0	TSEL1	TSEL0
0E	Flag register (Default)	(0) (0)	(0) (0)	UF (0)	(0) TF (0)	AF (0)	(0) (0)	VLF	VDET
0F	Control2	CSEL1	CSEL0	UIE	TIE	AIE	0	0	RESET
01	(Default)	(0)	(1)	(0)	(0)	(0)	(0)	(0)	(0)

• The default value is loaded after powering up from 0 V, automatically.

• TEST must be always cleared by a zero.

• This register is used to specify the target for the alarm function or time update interrupt function and to select or set operations such as wakeup timer operations.

1) TEST bit

This is the manufacturer's test bit. Its value should always be "0".

Be careful to avoid writing "1" to this bit when writing to other bits.

Table 19 Test bit

TEST	Data	Description
Write	0	TEST bit is cleared to 0
vvnie	1	Setting prohibited (manufacturer's test bit)
Read	0	TEST bit has been cleared to 0
reau	1	TEST bit has been set to 1. Please reset to 0

2) VLF (Voltage Low Flag) bit

This flag bit indicates the history of clock operations due to low voltage.

Its value change from "0" to "1" indicates a possibility of data loss or time data error, and all the data of registers should be initialized.

Once this flag bit's value is "1", its value is retained until a "0" is written to it.

After powering up from 0 V, make sure to set this bit's value to "1".

Please refer to 8.10. Backup and Recovery.

Table 20 VLF bit

VLF	Data	Description
\A/rito	0	The VLF bit is cleared to 0 to prepare for the next status detection
Write	1	VLF data remains even it was 0 or 1. To retain the data, please write 1
	0	No supply voltage drops occurred
Read	1	Low voltage has been detected, so data loss might have occurred, and time information might be wrong All registers should be initialized

3) VDET (Voltage Detection Flag) bit

This flag bit indicates the history of the voltage for temperature compensation circuit.

Its value changes from "0" to "1" indicates that the temperature compensation function has stopped operation due to a supply voltage drop. Once this flag bit's value is 1, its value is retained until a 0 is written to it. After powering up from 0 V, make sure to set this bit's value to "1". Please confirm table in 8.11. Backup and Recovery.

Table 21 VDET bit

VDET	Data	Description
\\/rito	0	The VDET bit is cleared to 0 to prepare for the next low voltage detection
Write	1	VDET data remains even it was 0 or 1. To retain the data, please write 1
Deed	0	Temperature compensation is normal
Read	1	Temperature compensation has been stopped

4) RESET bit

When highly precise synchronization of both time, timer is necessary, use RESET.

Table 22 RESET bit

RESET	Data	Description
	0	Writing 0 is invalid
Write	1	Writing 1 resets 16384 Hz ~2 Hz of 32.768 kHz counter (Refer to Figure 6)
Read	0	The read value of RESET is 0, always writes 0, it is invalid
Read	1	writes 1, it executes reset of count-down-chain from 32.768kHz

The detailed function of RESET.

For example.

S is start condition. P is stop condition.

[Write access to RESET-bit.]

S---Slave address(w)---ACK1---0Fh---ACK2---01h---ACK3---P.

RESET executes and it keeps between P from ACK3. After P, RESET bit clears automatically. reset area of circuit are the count-down-chain of 2 Hz from 16 kHz, are cleared. As for next update timing of a Seconds counter from RESET. That range is 1000 ms-30.5 μ s from just 1000 ms. RESET affects time update interruption, alarm, FOUT and timer. But it doesn't affect 32 kHz output.

Note:

RESET is released by the reception of a START or RE-START condition before receiving a STOP condition. The Single write access is recommended for precise RESET. Unnecessary use of RESET will be the cause of delay error of time.

5) USEL (Update Interrupt Select) bit

This bit is used to define if the RTC should output a "second update" or "minute update" interrupt, allowing to synchronize external clocks with the time registers of the RTC. Please refer to 8.6. Time Update Interrupt Function

6) TSEL0, 1 (Timer Select 0, 1) bits

The combination of these two bits is used to set the countdown period (source clock) for the wakeup timer interrupt function (four settings can be made). Please refer to 8.3. Wakeup Timer Function

7) FSEL0, 1 (FOUT frequency Select 0, 1) bits The combination of these two bits is used to set the FOUT frequency. Note: All frequencies are temperature compensated!

Table 23 FSEL bit

FSEL0,1	FSEL1 (bit 3)	FSEL0 (bit 2)	FOUT frequency
	0	0	32.768 kHz Output Default
Write / Read	0	1	1024 Hz Output
White / Read	1	0	1 Hz Output
	1	1	32.768 kHz Output

8) CSEL0, 1 (Compensation interval Select 0, 1) bits

The combination of these two bits is used to set the temperature compensation interval. Please refer to 8.9. Temperature Compensation Function

9) AF (Alarm Flag) bit

If set to "0" beforehand, this flag bit's value changes from "0" to "1" when an alarm interrupt event has occurred. Once this flag bit's value is "1", its value is retained until a "0" is written to it. Please refer to 8.5. Alarm Interrupt Function.

10) TF (Timer Flag) bit

If set to "0" beforehand, this flag bit's value changes from "0" to "1" when a wakeup timer interrupt event has occurred. Once this flag bit's value is "1", its value is retained until a "0" is written to it. Please refer to 8.6. Wakeup Timer Interrupt Function.

11) UF (Update Flag) bit

If set to "0" beforehand, this flag bit's value changes from "0" to "1" when a time update interrupt event has occurred. Once this flag bit's value is "1", its value is retained until a "0" is written to it. Please refer to 8.7. Time Update Interrupt Function.

12) AIE, TIE, UIE (Alarm, Wakeup Timer, Update Interrupt Enable) bit

In case of Alarm or Wakeup Timer or Update occurs AIE, TIE, UIE bit controls /INT output. When a "1" is written to this bit, an interrupt signal is generated (/INT status changes from Hi-Z to low). When a "0" is written to this bit, no interrupt signal is generated. Please refer to each function.

Table 24 AIE, TIE, UIE	bit
------------------------	-----

Function	condition	Flag	/INT interrupt control
Alarm	Alarm time hit	AF	AIE
Wakeup Timer	Timer Count down to 0	TF	TIE
Update	Minute or Second update	UF	UIE

8.2.5. SOUT Control Register

Table 25 SOUT Control Register

Address	Function	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Read	Write
19	SOUT set1	SOE7	SOE6	SOE5	SOE4	SOE3	SOE2	SOE1	SOE0	\checkmark	\checkmark
1A	SOUT set0	DCE	DC	0	0	SRV	FS2	FS1	FS0	1	\checkmark

 SOUT set1 register (19h) By setting 69h =01101001b into SOUT set1 SOUT function becomes activated. Other data than 69h makes SOUT function non active. Then SOUT becomes Hi-Z.

 DCE bit ((Direct Control Enable), DC bit (Direct Control) In case of DCE=1, DC bit Value is outputted at SOUT. In case of DCE=0, register value Flag value is outputted at SOUT. Table 26 DCE, DC bit

DCE	DC	SOUT output					
0	0	Flag value decided by SRV, FS2, FS1, FS0					
0	1	Flay value decided by SKV, FS2, FS1, FS0					
1	0	SOUT = Low, SRV bit is ignored					
1	1	SOUT = High, SRV bit is ignored					

3) SRV bit (SOUT Reverse)

SOUT output reverse.

Each Flag register is high active. In case of SRV = 1, IT becomes low active.

Table 27 SRV bit

SRV	SOUT Output
0	Flag Value
1	Inverse value of Flag Value

4) FS0,1,2 bit

Flag selection bits. SOUT set1 should be active.

Table 28 FS bit

DCE	FS2	FS1	FS0	Selected Flag	SOUT		
				0	SRV = 1	SRV = 0	
0	0	0	0	TF	Inversion of TF	TF	
0	0	0	1	AF	Inversion of AF	AF	
0	0	1	0	UF	Inversion of UF	UF	
0	1	1	1	EF	Inversion of EF	EF	
0	1	0	0	VDET	Inversion of VDET	VDET	
0	1	0	1	VLF	Inversion of VLF	VLF	
0		er value tha e combinat			Low		
1					DC		

Selected Flag register value by FS2,1, 0 is outputted at SOUT.

Output data is inversed by SRV bit.

Other FS2, 1, 0 combination makes SOUT low.

By this function RTC module inner status ex. VLF is outputted to external controller device.

8.2.6. Time Stamp Data Event Controller Register

Table 29 Time	Stamp	Data Even	t Control
	Otamp		0011101

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Read	Write
10	Time stamp SEC	0	40	20	10	8	4	2	1	√	_
11	Time stamp MIN	0	40	20	10	8	4	2	1	√	-
12	Time stamp HOUR	0	0	20	10	8	4	2	1	√	-
13	Time stamp WEEK	0	6	5	4	3	2	1	0	√	-
14	Time stamp DAY	0	0	20	10	8	4	2	1	√	-
15	Time stamp MONTH	TSVLF	TSVDET	0	10	8	4	2	1	√	-
16	Time stamp YEAR	80	40	20	10	8	4	2	1	√	-
17	EVIN set	ECP	EHL	EPU	RCE	EIE	0	ET1	ET0	√	\checkmark
18	EVIN det	EF	0	0	0	EVMON	0	0	0	\checkmark	\checkmark

 $\sqrt{}$ is available. – is not available.

- Time stamp SEC ~ YEAR In case of trigger input detection from EVIN terminal, Clock and calendar data are recorded in Time stamp SEC ~ YEAR.
- 2) TSVLF, TSVDET bit (Time stamp VLF, Time stamp VDET) In case of trigger input detection from EVIN terminal, VLF bit is recorded to TSVLF, VDET bit to TSVDET.
- 3) ECP bit (Event capture Enable) ECP enables Time Stamp function.

Table 30 ECP bit

ECP	Data	Function
	0	Time stamp is disabled
Write / Read	1	Time stamp is enabled Time stamp data are overwritten by latest time stamp data

4) EHL bit (EVIN pin, High / Low detection select) Selection bit of EVIN Voltage level.

Table 31 EHL bit

EHL	Data	Function
Write / Read	0	EVIN pin detects active Low level
	1	EVIN pin detects active High level

5) EPU bit (Enable Pull-up register) EPU enables Pull-up-resistor of EVIN input terminal.

Table 32 EPU bit

EPU	Data	Function
Write / Read	0	Pull-up resistor is disabled
	1	Pull-up resistor is enabled

6) RCE bit (Repeat Capture Enable) RCE enables repeated times stamp capture.

Table 33 RCE bit

RCE	Data	Function
	0	After time stamp, ECP bit is cleared to 0 automatically and Time stamp is not executed, till ECP is set to 1 again
Write / Read	1	Repeated Time stamp is enabled After a Time stamp execution, ECP is not cleared to 0 Time stamp is executed in every event detection and overwrites to Timestamp register

7) EF bit (Event trigger Flag) History bit of EVIN trigger.

Table 34 EF bit

EF	Data	Function
Write	0	/INT Low output is cleared to Hi-Z
	1	The value of EF bit remains even $EF = 0$ or $EF = 1$ To keep the EF bit value, please write 1 to EF bit
Deed	0	There is no EVIN detection history
Read	1	There is EVIN detection history

8) ET1, ET0 bit (Event input debounce Time set) Selection of debounce filtering cycle time.

TADIE 35 ET DIL			
ET0, 1	ET1	ET0	Filtering Cycle Time
Write / Read	0	0	No filtered * Default
	0	1	3.9 ms
	1	0	15.6 ms
	1	1	125 ms

Table 35 ET bit

*In case of no filtering, larger than 60 μ s active input is detected.




Figure 8 EVIN Debounce Function

9) EIE bit (EVIN Interrupt Enable)

/INT Interrupt Enable / Disable selection bit.

Table 36	EIE bit
----------	---------

EIE	Data	Description
Write / Read	0	 In case of EVIN interrupt event, no interrupt signal is generated. /INT status remains Hi-Z In case of EVIN interrupt event, /INT low signal is canceled. /INT status changes from low to Hi-Z Even the EIE bit value is "0" another interrupt event may change the /INT status to low (or may hold /INT = "L") *
	1	In case of EVIN interrupt event, interrupt signal is generated. /INT status changes from Hi-Z to low There is no auto reset function like Wakeup timer interrupt and Update interrupt function

*/INT low active signal is generated OR logic of Wakeup timer, Alarm, Update and EVIN interrupt.

10) EVMON (EVIN Monitor) bit

EVMON can read the EVIN input level. Writing operation is ignored.

Table 37 EVMON bit

EVMON	Data	Function							
Write / Read	0	The input level of EVIN is LOW							
White / Reau	1	The input level of EVIN is HIGH							

8.3. SOUT Function

8.3.1. Various Function of SOUT

- 1) The flag value selected by FS bit can be outputted at SOUT pin. See SOUT Function program ex.1 By this function RTC inner self monitoring flag VDET, VLF are outputted at SOUT pin despite /INT pin. Even user system sleep period, RTC can monitor inner status.
- 2) By setting DC bit, user can control SOUT pin output. See SOUT Function program ex.2. By this function RTC SOUT pin can drive external device ex. LED.

8.3.2. SOUT Function Program ex.1

In case of VDD voltage drop SOUT pin outputs Low level. Signal. Timing chart SOUT Function program is described step 1~ 7.




Figure 9 SOUT Function Program ex.1

	operation	Disabling SOUT function										
STEP 1	Command Example		WriteRA8804(19h,00h)									
SIEPI	Target Address	19h	SOE7	SOE6	SOE5	SOE4	SOE3	SOE2	SOE1	SOE0		
	Write Data	00h	0	0	0	0	0	0	0	0		

	operation	Clearing VLF bit. Retaining UF, TF, AF, VDET bit									
STEP 2	Command Exam	WriteRA8804(0Eh,39h)									
SIEF 2	Target Address	0Eh	0	0	UF	TF	AF	0	VLF	VDET	
	Write Data	39h	0	0	1	1	1	0	0	1	

	operation	VLF is outputted to SOUT pin as low active									
STEP 3	Command Exar	WriteRA8804(1Ah,0Dh)									
SIEP 3	Target Address	1Ah	DCE	DC	0	0	SRV	FS2	FS1	FS0	
	Write Data	0Dh	0	0	0	0	1	1	0	1	

	operation				Ena	abling SO	UT functi	on		
STEP 4	Command Exam	ole			Wr	iteRA880	4(19h,69	h)		
SIEF 4	Target Address	19h	SOE7	SOE6	SOE5	SOE4	SOE3	SOE2	SOE1	SOE0
	Write Data	69h	0	1	1	0	1	0	0	1

STEP 5

Low level is outputted at SOUT pin when VDD low is detected

	operation		SOL	JT pin is	switched	to High le	evel when	VLF is cl	eared to	o 0		
STEP 6	Command Exam	ple		WriteRA8804(0Eh,39h)								
SIEPO	Target Address	0Eh	0	0	UF	TF	AF	0	VLF	VDET		
	Write Data	39h	0	0	1	1	1	0	0	1		

	operation				Dis	abling SC	UT funct	ion		
STEP 7	Command Exam	ole			Wr	iteRA880	4(19h,00	h)		
SIEF /	Target Address	19h	SOE7	SOE6	SOE5	SOE4	SOE3	SOE2	SOE1	SOE0
	Write Data	00h	0	0	0	0	0	0	0	0

8.3.3. SOUT Function Program ex.2 By setting DC bit, SOUT pin can control status like a general OUT put port. Timing chart SOUT Function program are described step 9 ~ E.




Figure 10 SOUT function Program ex.2

	operation				Disa	abling SO	UT functi	on		
STEP 8	Command Exam	ole			Wr	iteRA880	4(19h,00	h)		
SIEFO	Target Address	19h	SOE7	SOE6	SOE5	SOE4	SOE3	SOE2	SOE1	SOE0
	Write Data	00h	0	0	0	0	0	0	0	0

	operation			Enab	ling SOU	T control	by setting	g DCE bit	to 1	
STEP 9	Command Exam	ple			Wr	iteRA880	4(1Ah,80	h)		
SIEP9	Target Address	1Ah	DCE	DC	0	0	SRV	FS2	FS1	FS0
	Write Data	80h	1	0	0	0	0	0	0	0

	operation				Ena	abling SO	UT functi	on		
STEP A	Command Exam	ole			Wr	iteRA880	4(19h,69	h)		
SIEFA	Target Address	19h	SOE7	SOE6	SOE5	SOE4	SOE3	SOE2	SOE1	SOE0
	Write Data	69h	0	1	1	0	1	0	0	1

	operation				Outputti	ng High le	evel at SC	OUT pin		
STEP B	Command Exam	nple WriteRA8804(1Ah,C0h)								
SIEPD	Target Address	1Ah	DCE	DC	0	0	SRV	FS2	FS1	FS0
	Write Data	C0h	1	1	0	0	0	0	0	0

	operation				Outputtir	ng High le	evel at SC	OUT pin				
STEP C	Command Exam	ple		WriteRA8804(1Ah,80h)								
SIEFC	Target Address	1Ah	DCE	DC	0	0	SRV	FS2	FS1	FS0		
	Write Data	80h	1	0	0	0	0	0	0	0		

	operation				Outputti	ng High le	evel at SC	OUT pin		
STEP D	Command Exam	ple			Wr	iteRA880	4(1Ah,C0)h)		
SIEPD	Target Address	1Ah	DCE	DC	0	0	SRV	FS2	FS1	FS0
	Write Data	C0h	1	1	0	0	0	0	0	0

	operation				Disa	abling SO	UT functi	ion		
	Command Exam	ole			Wr	iteRA880	4(19h,00	h)		
STEP E	Target Address	19h	SOE7	SOE6	SOE5	SOE4	SOE3	SOE2	SOE1	SOE0
	Write Data	00h	0	0	0	0	0	0	0	0

8.4. EVIN Interrupt and Time Stamp Function

At the EVIN input timing, the time data, VDET and VLF date are stored to registers. An application ex. User can obtain the timing information ex. System error timing and analyses.

8.4.1. Time Stamp Program ex.




Figure 11 Time Stamp Program ex.

	operation			E٧	/IN setting	g after disa	abling EV	N interrup	ot			
STEP1	Command Example WriteRA8					iteRA880	eRA8804(17h,23h)					
SIEFI	Target Address	17h	ECP	EHL	EPU	RCE	EIE	0	ET1	ET0		
	Write Data	23h	0	0	1	0	0	0	1	1		

	operation				Disa	abling oth	er interrup	ots			
STEP2	Command Examp	ole	WriteRA8804(0Fh,40h)								
SIEFZ	Target Address	0Fh	CSEL1	CSEL0	UIE	TIE	AIE	0	0	Reset	
	Write Data	40h	0	1	0	0	0	0	0		

	operation		Clearing EF bit										
STEP3	Command Examp		WriteRA8804(18h,00h)										
SIEFS	Target Address	18h	EF	0	0	0	EVMON	0	0	0			
	Write Data	00h	0	0	0	0	0	0	0	0			

	operation				operation Enabling EVIN interrupt										
STEP4	Command Examp	WriteRA8804(17h,A8h)													
SIEF4	Target Address 17h		ECP	EHL	EPU	EPU RCE		0	ET1	ET0					
	Write Data	A8h	1	0	1	0	1	0	0	0					
STEP5	Time data, VLF, V	DET da	ta is stored	d to regist	ers when	longer that	an 60 us s	ignal is in	putted to	EVIN					
STEP6		INIT returns to Hi-Z when either EF or EIE is cleared to 0													

8.4.2. Timing Chart of EVIN Time Stamping




Figure 12 EVIN Timing Chart

- (1) An EVIN interrupt event occurred.
- (2) At the same time, EF bit value becomes "1".
- (3) When the EF bit = "1", its value is retained until it is cleared to zero.
- (4) If EIE = "1" when an EVIN interrupt occurs, the /INT pin output goes low.
 * When an EVIN interrupt event occurs, /INT pin output goes low, and this status is then held until it is cleared via the EF bit or EIE bit.
- (5) If the EIE value is changed from "1" to "0" while /INT is low, the /INT status immediately changes from low to Hi-Z. After the EVIN interrupt occurs and during the EF bit value is 1, the /INT status can be controlled via the EIE bit.
- (6) If the EF bit value is changed from "1" to "0" while /INT is low, the /INT status immediately changes from low to Hi-Z.
- (7) If the EIE bit value is "0" when an EVIN interrupt occurs, the /INT pin status remains Hi-Z.

8.4.3. /INT pin Operation when an Interrupt Occurs.

- How to identify events when the interrupt output occurs /INT output pin is common output terminal of interrupt events of four types Wakeup timer, alarm, time update and EVIN interrupt.
- When an interrupt occurs, please read the TF, AF, UF and EF flag to confirm which types of events occurred. 2) Processing method in case of no using /INT output.
 - 1. Please keep /INT pin open.
 - 2. Please set "0" to TIE, AIE, UIE and EIE bits and do poling TF, AF, UF and EF.

8.5. Alarm Interrupt Function




Figure 13 Alarm interrupt block diagram

8.5.1. Alarm Interrupt Function

The alarm interrupt function generates interrupt events at the matching time of alarm day, hour, and minute settings.

When an interrupt event occurs, the AF bit value is set to "1" and the /INT pin goes to low level to indicate that an event has occurred.

Alarm is compared at updating of every minutes. It is not always compared




Figure 14 Alarm Function

8.5.2. Alarm Interrupt Function Register

Table 38	Alarm	Interrupt	Function	Register

Address	Function	bit 7	bit 7 bit 6		bit 4	bit 3	bit 2	bit 1	bit 0
08	MIN Alarm	AE	AE 40		10	8	4	2	1
09	HOUR Alarm	AE	•	20	10	8	4	2	1
0A	WEEK Alarm	AE	6	5	4	3	2	1	0
UA	DAY Alarm	AE	•	20	10	8	4	2	1
0D	Control1	TEST	WADA	USEL	TE	FSEL1	FSEL0	TSEL1	TSEL0
0E	Flag Register	0	0	UF	TF	AF	0	VLF	VDET
0F	Control 2	CSEL1	CSEL0	UIE	TIE	AIE	0	0	RESET

"o" indicates write-protected bits. A zero is always read from these bits.

Bits marked with ${\scriptstyle \bullet}$ are RAM bits that can contain any value and are read/write-accessible.

Before entering settings for operations, it is recommended that writing "0" to the AIE bit to prevent unexpected hardware interrupts.

When the RESET bit value is "1" alarm interrupt events do not occur.

When the alarm interrupt function is not used, the Alarm registers (Reg – 08h to 0Ah) can be used as a RAM register. In such cases, be sure to write "0" to the AIE bit.

When the AIE bit value is "1" and the Alarm registers (Reg – 08h to 0Ah) is being used as a RAM register, /INT may be changed to low level unintentionally.

1)Alarm registers

The minute, hour, day and date when an alarm interrupt event is set using this register and the WADA bit. Alarm is compared at updating of every minutes. It is not always compared

In the WEEK alarm /Day alarm register (Reg – 0Ah), the setting selected via the WADA bit determines whether WEEK alarm data or DAY alarm data will be set. If WEEK has been selected via the WADA bit, multiple days can be set (such as Monday, Wednesday, Friday, Saturday).

2)AE (Alarm Enable)

An alarm register set to AE = 1 is always considered an alarm match.

Daily alarms and hourly alarms can be easily set with each AE-bit combination. Setting all AE bit "1" makes every one minutes alarm exceptionally.

Table 39 WADA bit

WADA	Data	Description
Write / Read	0	Sets WEEK as target of alarm function Register 0Ah is compared with register 03h (DAY setting is ignored)
White / Keau	1	Sets DAY as target of alarm function Register 0Ah is compared with register 04h (WEEK setting is ignored)

WADA (Week Alarm /Day Alarm) bit

The alarm interrupt function uses either" Day" or "Week" as its target. The WADA bit is used to specify either WEEK or DAY as the target for alarm interrupt events.

2) AF (Alarm Flag) bit

When this flag bit value is already set to "0", occurrence of an alarm interrupt event changes it to "1". When this flag bit value is "1", its value is retained until a "0" is written to it.

Table 40 AF bit AF bit

AF	Data	Description
Write	0	The AF bit is cleared to zero to prepare for the next status detection * Clearing this bit to zero enables /INT low output to be canceled (/INT remains Hi-Z) when an alarm interrupt event has occurred
write	1	AF bit is retained even AF is 0 or 1. To retain AF bit, user can write 1.
	0	Alarm interrupt events are not detected.
Read	1	Alarm interrupt events are detected. (Result is retained until this bit is cleared to 0)

3) AIE (Alarm Interrupt Enable) bit

When an alarm interrupt event occurs (when the AF bit value changes from "0" to "1"), this bit's value specifies whether an interrupt signal is generated (/INT status changes from Hi-Z to low) or is not generated (/INT status remains Hi-Z).

Table 41 AIE bit

AIE	Data	Description
Write / Read	0	 When an alarm interrupt event occurs, an interrupt signal is not generated or is canceled (/INT status remains Hi-Z). When an alarm interrupt event occurs, the interrupt signal is canceled (/INT status changes from low to Hi-Z). Even when the AIE bit value is "0" another interrupt event may change the /INT status to low (or may hold /INT = "L")
	1	When an alarm interrupt event occurs, an interrupt signal is generated (/INT status changes from Hi-Z to low). When an alarm interrupt event occurs, low-level output from the /INT pin occurs only when the AIE bit value is "1". This value is retained (not automatically cleared) until the AF bit is cleared to zero

8.5.3. Examples of Alarm Settings

1) Example of alarm settings when Day has been specified (and WADA bit = 0)

Table 42 Alarm Setting ex.1

				Reg	– A				Reg - 9	Reg - 8
Day is specified WADA bit = 0	bit 7 AE	bit 6 S	bit 5 F	bit 4 T	bit 3 W	bit 2 T	1	bit 0 S	HOUR Alarm	MIN Alarm
	AE	3	Г	I	٧V	1	М	3		
Monday through Friday, at 7:00 AM * Minute value is ignored		0	1	1	1	1	1	0	07h	AE = 1
Every Saturday and Sunday, for 30 minutes each hour * Hour value is ignored		1	0	0	0	0	0	1	AE = 1	30h
Every day, at 6:59 AM		1	1	1	1	1	1	1	105	FOL
		Х	Х	Х	Х	Х	Х	Х	18h	59h

X: Don't care

2) Example of Alarm Settings when Day has been Specified (and WADA bit = "1")

Table 43 Alarm Setting ex.2

Ŭ Ŭ				Reg	j - A			Reg - 9	Reg - 8	
Day is specified WADA bit = 1		bit 6	bit 5 20	bit 4 10	3	2	bit 1 02	bit 0 01	HOUR Alarm	MIN Alarm
First of each month, at 7:00 AM * Minute value is ignored	0	0	0	0	0	0	0	1	0 h	AE = 1
15 th of each month, for 30 minutes each hour * Hour value is ignored	0	0	0	1	0	1	0	1	AE = 1	30h
Every day, at 6:59 PM	1	х	х	х	х	х	х	x	18h	59h

X: Don't care

8.5.4. Alarm Interrupt Timing Chart




Figure 15 Alarm Timing Chart

- (1) The minute, hour, day and date, when an alarm interrupt event is supposed to occur has to be set in advance, along with the WADA bit (Note) Even if the current date/time is used as the setting, the alarm will not occur until the counter counts up to the current date/time (i.e., an alarm will occur next time, not immediately).
- (2) When a time update interrupt event occurs, the AF bit values becomes "1".
- (3) When the AF bit = 1, its value is retained until it is cleared to zero.
- (4) If AIE = 1 when an alarm interrupt occurs, the /INT pin output goes low.
 * When an alarm interrupt event occurs, /INT pin output goes low, and this status is then held until it is cleared via the AF bit or AIE bit.
- (5) If the AIE value is changed from "1" to "0" while /INT is low, the /INT status immediately changes from low to Hi-Z. After the alarm interrupt occurs and before the AF bit value is cleared to zero, the /INT status can be controlled via the AIE bit.
- (6) If the AF bit value is changed from "1" to "0" while /INT is low, the /INT status immediately changes from low to Hi-Z.
- (7) When the AIE bit value is "0", and an alarm interrupt occurs, the /INT pin stay Hi-Z.

8.5.5. /INT pin Operation when an Interrupt Occurs.

 How to identify events when the interrupt output occurs /INT output pin is common output terminal of interrupt events of four types Wakeup timer, alarm, time update and EVIN interrupt.
 When an interrupt occurs, please read the TF, AF, UF and EF flag to confirm which types of events occurred.

Processing method in case of no using /INT output.
 Please keep /INT pin open.
 Please set "0" to TIE, AIE, UIE and EIE bits and do poling TF, AF, UF and EF.

8.6. Wakeup Timer Interrupt Function

8.6.1. Wakeup Timer Interrupt Function

The wakeup timer interrupt generation function generates an interrupt event periodically at any wakeup set between 244.14 µs and 32 years.

When an interrupt event is generated, the /INT pin goes to low level and "1" is set to the TF bit to report that an event has occurred. However, when a wakeup timer interrupt event has been generated low-level output from the /INT pin occurs only when the value of the control register's TIE bit is "1". Earliest 7.813 ms after the interrupt occurs, the /INT status is automatically cleared. /INT status changes from low-level to Hi-Z.




Figure 16 Wakeup Timer Function

8.6.2. Wakeup Timer Interruption Registers.

The wakeup timer interrupt generation function generates an interrupt event periodically at any wakeup set between 244.14 s and 16777215 minutes.

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Read	Write
0B	Timer Counter 0	128	64	32	16	8	4	2	1	\checkmark	\checkmark
0C	Timer Counter 1	32768	16384	8192	4096	2048	1024	512	256	\checkmark	\checkmark
0D	Control1	TEST	WADA	USEL	TE	FSEL1	FSEL0	TSEL1	TSEL0	\checkmark	\checkmark
0E	Flag Register	0	0	UF	TF	AF	0	VLF	VDET	\checkmark	Clear only
0F	Control2	CSEL1	CSEL0	UIE	TIE	AIE	0	0	RESET	\checkmark	\checkmark
1B	Timer set	TSTP	TRES	0	0	0	0	0	0	\checkmark	\checkmark
1C	Timer 0	128	64	32	16	8	4	2	1	\checkmark	-
1D	Timer 1	32768	16384	8192	4096	2048	1024	512	256	\checkmark	-
1E	Timer 2	8388608	4194304	2097152	1048576	524288	262144	131072	65536	\checkmark	-
1F	Timer Counter 2	8388608	4194304	2097152	1048576	524288	262144	131072	65536	\checkmark	\checkmark

Table 44 Wakeup Timer Register

• Timer Counter 0, 1, 2 are preset value of timer.

• Timer 0, 1, 2 are current count value of timer.

• Before entering settings for operations, it is recommended writing a "0" to the TE and TIE bits to prevent unexpected hardware interrupts.

• When the RESET bit value is "1" the time update interrupt function does not operate.

• When the wakeup timer interrupt function is not using, the wakeup timer counter0, 1, 2 (0Bh, 0Ch, 1Fh), these can be used as a RAM register. In such cases, stop the wakeup timer function by writing "0" to the TE and TIE bits.

• When writes 00h to all timer counter, Timer countdown are stop, and new Timer interruption are inhibited.

1) TSEL0, 1bits (Timer Select 0, 1)


The combination of these two bits is used to set the countdown period source clock for the wakeup timer interrupt function (four settings can be made). Table 45 TESL bit


TSEL0,1	TSEL1 (bit 1)	TSEL0 (bit 0)	Source clock / cycle time	Auto reset time tRTN2
	0	0	4096 Hz / Once per 244.14 µs	122 µs
Write / Read	0	1	64 Hz / Once per 15.625 ms	7.813 ms
Wille / Reau	1	0	Default 1Hz	7.813 ms
	1	1	1/60 Hz "Minute" update / Once per minute	7.813 ms

1. tRTN is different with a source clock in automatic release time. TF is not cleared automatically.

It is a 1 Hz clock for Wakeup Timer.

- 3. Source clock 1/60 Hz synchronize in update of a Minutes counter.
- 4. A preset value, it is loaded with the first source clock of a timer counter after having set TE.
- Therefore, two periods of source clocks are needed at the maximum till the first countdown starts after TE="1".





2) TSTP (Timer STOP) bit

This bit controls the temporarily stopped of Timer Counter.

Table 46 TSTP bit

TSTP	Data	Description							
Write / Read	0	Timer Counter are stopped. (don't reset)							
while / Read	1	Count down of the Timer Counter are continued							

3) TRES (Timer Reset) bit

This bit can be employed like Watch Dog Timer function.

Table 47 TRES bit

TRES	Data	Description			
Muite / Deed	0	The Timer Counter is not affected			
Write / Read	1	Preset value is loaded to all Timer Counters			

^{2.} Source clock of 1 Hz does not synchronize to update of a Seconds counter.

4) TE (Timer Enable) bit

This bit controls the start/stop setting for the wakeup timer interrupt function.

Table 48 TE bit

TE	Data	Description				
	0	Preset value loaded to all Timer counter, and count-down stops				
Write / Read	d	Starts wakeup timer countdown				
	1	* The countdown that starts when the TE bit value changes from 0 to 1 always begins from the preset value				

5) TF (Timer Flag) bit

Table 49 TF bit

TF	Data	Description		
Write	0	The TF bit is cleared to zero to prepare for the next status detection * Clearing this bit to zero does not enable the /INT low output status to be cleared (to Hi-Z).		
	1	Invalid (writing a 1 will be ignored)!		
0		Wakeup timer interrupt events are not detected.		
Read	1	Wakeup timer interrupt events are detected. (Result is retained until this bit is cleared to zero.)		

6) TIE (Timer Interrupt Enable) bit


When a wakeup timer interrupt event occurs (when the TF bit value changes from "0" to "1"), this bit's value specifies whether an interrupt signal is generated (/INT status changes from Hi-Z to low) or is not generated (/INT status remains Hi-Z).

Table 50 TIE bit

TIE	Data	Description				
Write / Read	0	 When a wakeup timer interrupt event occurs, an interrupt signal is not generated or is canceled (/INT status remains Hi-Z) When a wakeup timer interrupt event occurs, the interrupt signal is canceled (/INT status changes from low to Hi-Z) * Even when the TIE bit value is "0" another interrupt event may change the /INT status to low (or may hold /INT = L) 				
	1	 When a wakeup timer interrupt event occurs, an interrupt signal is generated (/INT status changes from Hi-Z to low) * When a wakeup timer interrupt event has been generated low-level output from the /INT pin occurs only when the value of the control register's TIE bit is 1. Earliest 7.813 ms the interrupt occurs, the /INT status is automatically cleared (/INT status changes from low to Hi-Z). 				

8.6.3. Wakeup Timer Start Timing

Counting down of the wakeup timer value starts at the rising edge of the SCL signal that occurs when the TE value is changed from 0 to "1" (after bit "0" is transferred).




If set to 0 beforehand, this flag bit's value changes from "0" to "1" when a wakeup timer interrupt event has occurred. Once this flag bit's value is "1", its value is retained until a "0" is written to it.

Figure 18 Wakeup Timer Start Sequence

8.3.4. Wakeup Timer Interrupt Interval (example)

Table 51 Wakeup Timer Interrupt Interval

	Source clock						
Preset Value	4096 Hz	64 Hz	"Second" update	"Minute" update			
	TSEL1,0 = 0,0	TSEL1,0 = 0,1	TSEL1,0 = 1,0	TSEL1,0 = 1,1			
0	_	_	_	-			
1	244.14 μs	15.625 ms	1 s	1 min			
2	488.28 μs	31.25 ms	2 s	2 min			
÷	:	•	•	•			
41	10.010 ms	640.63 ms	41 s	41 min			
82	20.020 ms	1.281 s	82 s	82 min			
128	31.250 ms	2.000 s	128 s	128 min			
192	46.875 ms	3.000 s	192 s	192 min			
205	50.049 ms	3.203 s	205 s	205 min			
320	78.125 ms	5.000 s	320 s	320 min			
410	100.10 ms	6.406 s	410 s	410 min			
640	156.25 ms	10.000 s	640 s	640 min			
820	200.20 ms	12.813 s	820 s	820 min			
1229	300.05 ms	19.203 s	1229 s	1229 min			
1280	312.50 ms	20.000 s	1280 s	1280 min			
1920	468.75 ms	30.000 s	1920 s	1920 min			
2048	500.00 ms	32.000 s	2048 s	2048 min			
2560	625.00 ms	40.000 s	2560 s	2560 min			
3200	0.7813 s	50.000 s	3200 s	3200 min			
3840	0.9375 s	60.000 s	3840 s	3840 min			
4095	0.9998 s	63.984 s	4095 s	4095 min			
		•	•	•			
16777215	4096 s	3 days,49 min.4 s	194 days	32 years			



8.3.5. Wakeup Timer Interrupt Timing Chart

Figure 19 Wakeup Timer Timing Chart

- (1) When a "1" is written to the TE bit, the wakeup timer is loaded preset value, at first source clock.
- (2) A wakeup timer interrupt event starts a countdown based on the countdown period (source clock). When the count value changes from 001 to 000, an interrupt event occurs. After the interrupt event occurs, the counter automatically reloads the preset value and again starts to count down. (Repeated interruption)
- (2) When a wakeup timer interrupt event occurs, TF is set to "1".
- (3) When the TF bit = 1 its value is retained until it is cleared to zero.
- (4) If the TIE bit = 1 when a wakeup timer interrupt occurs, /INT pin output goes low.
- (6) Output from the /INT pin remains low during the tRTN period following each event, after which it is automatically released to Hi-Z status.

When the next interrupt event occurs, /INT is asserted to Low again.

- (7) When a 0 is written to the TE bit, the wakeup timer function is stopped and the /INT pin is set to Hi-Z status and the wakeup timer function is stopped.
- (8) When /INT is low, the /INT pin status changes from Low to Hi-Z as soon as the TIE bit value changes from 1 to 0.

8.7. Time Update Interrupt Function

8.7.1. Time Update Interrupt Function

The time update interrupt function generates interrupt events at one-second or one-minute intervals, according to the timing of the internal clock.

When an interrupt event occurs, the UF bit value set to 1, and the /INT pin is asserted to Low level to indicate that an event has occurred. This LOW output is automatically released after tRTN1.

8.7.2. Related Registers for Time Update Interrupt Functions

Table 52	Table 52 Opdate Interrupt Function Register								
Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0D	Control 1	TEST	WADA	USEL	TE	FSEL1	FSEL0	TSEL1	TSEL0
0E	Flag Register	0	0	UF	TF	AF	0	VLF	VDET
0F	Control 2	CSEL1	CSEL0	UIE	TIE	AIE	0	0	RESET

Table 52 Update Interrupt Function Register

*) o indicates write-protected bits. A zero is always read from these bits.

* Before entering settings for operations, we recommend writing a "0" to the UIE bit to prevent hardware interrupts from occurring inadvertently while entering settings.

- * When the RESET bit value is 1 time update interrupt events do not occur.
- * Although the time update interrupt function cannot be fully stopped, if "0" is written to the UIE bit, the time update interrupt function can be prevented from changing the /INT pin status to low.

1) USEL (Update Interrupt Select) bit

This bit is used to select "second" update or "minute" update as the timing for generation of time update interrupt events.

Table 53 USEL bit

USEL	Data	update interrupts Auto release time tRTN1		
Write / Deed	0	second update * Default	500 ms	
Write / Read	1	minute update	15.625 ms	

2) UF (Update Flag) bit

Once it has been set to "0", this flag bit value changes from "0" to "1" when a time update interrupt event occurs. When this flag bit = "1" its value is retained until a "0" is written to it.

Table	54	UF	bit
1 0010	•••	0.	2.1

UF	Data	Description			
0 Write		The UF bit is cleared to zero to prepare for the next detection. In time update interruption, INT is released immediately.			
	1	Invalid (writing a 1 will be ignored)!			
0		Time update interrupt events are not detected			
Read	1	Time update interrupt events are detected (The result is retained until UF is cleared to zero)			

3) UIE (Update Interrupt Enable) bit

UIE selects whether to enables an this interrupt signal to /INT pin, or disable it.

Table 55 UIE bit

UIE	Data	Description			
Write / Read	0	 Does not generate an interrupt signal when a time update interrupt event occurs. Cancels interrupt signal triggered by time update interrupt event. /INT is released from low to Hi-Z. Even when the UIE bit value is "0" another interrupt event may change the /INT status to low or may hold /INT = L. 			
	1	When a time update interrupt event occurs, an interrupt signal is generated /INT status changes from Hi-Z to Low. After tRTN1, the /INT status is automatically released.			

8.7.3. Time Update Interrupt Function Timing Chart




Figure 20 Update Interrupt Timing Chart

- (1) A time update interrupt event occurs when the internal clock's value matches either the Seconds updates or the Minutes updates. The USEL specification determines whether it is the Seconds updates or the Minutes updates that must be matched.
- (2) When a time update interrupt event occurs, the UF is set to "1".
- (3) When the UF bit value is "1" its value is retained until it is cleared to zero.
- (4) When a time update interrupt occurs, /INT pin output is low if UIE = "1".
- (5) Each time an event occurs, /INT pin output is low only up to the tRTN1 after which it is automatically cleared to Hi-Z. But, When UF is cleared to 0, /INT is released immediately.
- (6) When /INT = Low, the /INT pin status changes from Low to Hi-Z as soon as the UIE bit value changes from "1" to "0".

8.8. Temperature Compensation Function

8.8.1. Temperature Compensation Function

During the production process of the RTC, we are programming the individual characteristics of the built-in crystal into the non-volatile memory of the RTC. The build-in temperature sensor measures the actual temperature of the module and compensates the oscillation frequency of the crystal oscillator using the stored compensation data. This way not only the time information is temperature compensated, but as well the FOUT signal, even when outputting 32.768 kHz. This function works in the supply voltage range VTEM.

8.8.2. Related Registers for Temperature Compensation Function

Table 56 Temperature Compensation Register	Table 56	Temperature	Compensation	Register
--	----------	-------------	--------------	----------

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0F	Control 2	CSEL1	CSEL0	UIE	TIE	AIE	0	0	RESET

1) CSEL1, CSEL0 (Compensation Interval Select 1, 0) bit

This bit sets an interval of a temperature compensation operation.

Current consumption decreases when increasing the Compensation Interval by means CSEL1, 0. CSEL1, 0 is set at the time of initial power-up to ("0", "1").

Table 57 CSEL bit

CSEL0,1	CSEL1	CSEL0	Compensation interval
	0	0	0.5 s
Write / Read	0	1	2.0 s Default
	1	0	10 s
	1	1	30 s

Even if the power supply voltage falls below V_{TEM} and a VDET bit is set to "1", the temperature compensation operation is performed again if the supply voltage raises above V_{TEM} .

8.9. Reading / Writing Data via the I²C-Bus Interface

8.9.1. Overview of I²C-Bus

The I²C-Bus supports bi-directional communications via two signal lines: the SDA (data) line and SCL (clock) line. A combination of these two signals is used to transmit and receive communication start/stop signals, data transfer signals, acknowledge signals, and so on.

Both the SCL and SDA signals are held at high level whenever communications are not being performed. The starting and stopping of communications is controlled at the rising edge or falling edge of SDA while SCL is at high level.


During data transfers, data changes that occur on the SDA line are performed while the SCL line is at low level, and on the receiving side the data is output while the SCL line is at high level.


The I²C-Bus device does not include a chip select pin such as is found in ordinary logic devices. Instead of using a chip select pin, slave addresses are allocated to each device and the receiving device responds to communications only when its slave address matches the slave address in the received data. In either case, the data is transferred via the SCL line at a rate of one bit per clock pulse.

8.9.2. System Configuration

All ports connected to the I²C-Bus must be either open drain or open collector ports in order to enable "AND-connections" to multiple devices.

SCL and SDA are both connected to the VDD line via a pull-up resistance. Consequently, SCL and SDA are both held at high level when the bus is released (when communication is not being performed).






Any device that controls the data transmission and data reception is defined as a "Master". And any device that is controlled by a master device is defined as a "Slave".

The device transmitting data is defined as a "Transmitter" and the device receiving data is defined as a "receiver"

In the case of this RTC module, controllers such as a CPU are defined as master devices and the RTC module is defined as a slave device. When a device is used for both transmitting and receiving data, it is defined as either a transmitter or receiver depending on these conditions.

8.9.3. Starting and stopping I²C-Bus communications



- 1) START condition, repeated START condition, and STOP condition
 - (1) START condition

The SDA level changes from high to low while SCL is at high level.

(2) STOP condition

This condition regulates how communications on the I²C-Bus are terminated. The SDA level changes from low to high while SCL is at high level.

(3) Repeated START condition (RESTART condition)

In some cases, the START condition occurs between a previous START condition and the next STOP condition, in which case the second START condition is distinguished as a RESTART condition. Since the required status is the same as for the START condition, the SDA level changes from high to low while SCL is at high level.


2) Caution points

1) The master device always controls the START, RESTART, and STOP conditions for communications.

- 2) The master device does not impose any restrictions on the timing by which STOP conditions affect transmissions, so communications can be forcibly stopped at any time while in progress. (However, this is only when this RTC module is in receiver mode (data reception mode = SDA released).
- 3) When communicating with this RTC module, the series of operations from transmitting the START condition to transmitting the STOP condition should occur within 1 second. (A RESTART condition may be sent between a START condition and STOP condition, but even in such cases the series of operations from transmitting the START condition to transmitting the STOP condition should still occur within 1 second.)

If this series of operations requires 1 second or longer, the I²C-Bus interface will be automatically cleared and set to standby mode by this RTC module's bus timeout function. Note with caution that both write and read operations are invalid for communications that occur during or after this auto clearing operation. (When the read operation is invalid, all data that is read has a value of "1"). Restarting of communications begins with transfer of the START condition again

*4) When communicating with this RTC module, wait at least 1.3 μs (see the tBUF rule) between transferring a STOP condition (to stop communications) and transferring the next START condition (to start the next round of communications).



8.9.4. Data Transfers and Acknowledge Responses during I²C-Bus Communications

1) Data transfers

Data transfers are performed in 8-bit (1 byte) units once the START condition has occurred. There is no limit on the amount (bytes) of data that are transferred between the START condition and STOP condition. (However, the transfer time must be no longer than 1 second)

Updating of data on the transmitter (transmitting side)'s SDA line is performed while the SCL line is at low level. The receiver (receiving side) receives data while the SCL line is at high level.




Figure 24 I²C-Bus SDA, SCL

* Note with caution that if the SDA data is changed while the SCL line is at high level, it will be treated as a START, RESTART, or STOP condition.

2) Data acknowledge response (ACK signal)

When transferring data, the receiver generates a confirmation response (ACK signal, low active) each time an 8bit data segment is received. If there is no ACK signal from the receiver, it indicates that normal communication has not been established. (This does not include instances where the master device intentionally does not generate an ACK signal.)

Immediately after the falling edge of the clock pulse corresponding to the 8th bit of data on the SCL line, the transmitter releases the SDA line and the receiver sets the SDA line to low (= acknowledge) level.




Figure 25 I²C-Bus Acknowledge Signal

After transmitting the ACK signal, if the Master remains the receiver for transfer of the next byte, the SDA is released at the falling edge of the clock corresponding to the 9th bit of data on the SCL line. Data transfer resumes when the Master becomes the transmitter.

When the Master is the receiver, if the Master does not send an ACK signal in response to the last byte sent from the slave, that indicates to the transmitter that data transfer has ended. At that point, the transmitter continues to release the SDA and awaits a STOP condition from the Master.

8.9.5. Slave Address

The I^2C -Bus device does not include a chip select pin such as is found in ordinary logic devices. Instead of using a chip select pin, slave addresses are allocated to each device.

All communications begin with transmitting the [START condition] + [slave address (+ R/W specification)]. The receiving device responds to this communication only when the specified slave address it has received matches its own slave address.

Slave addresses have a fixed length of 7 bits. This RTC's slave address is [0110 010*]. An R/W bit ("*" above) is added to each 7-bit slave address during 8-bit transfers.

Table 58 I²C-Bus Slave Address

	Transfor data	Slave address							R / W bit
	Transfer data	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
Read	65h	0	1	1	0	0	1	0	1
Write	64h	0	I	I	0	0		U	0


8.9.6. I²C-Bus Protocol

In the following sequence descriptions, it is assumed that the CPU is the master and the RA8804CE is the slave.

a. Address specification write sequence

Since the RA8804CE includes an address auto increment function, once the initial address has been specified, the RA8804CE increments (by one byte) the receive address each time data is transferred.

- (1) CPU transfers start condition [S].
- (2) CPU transmits the RA8804CE's slave address with the R/W bit set to write mode.
- (3) Check for ACK signal from RA8804CE.
- (4) CPU transmits write address to RA8804CE.
- (5) Check for ACK signal from RA8804CE.
- (6) CPU transfers write data to the address specified at (4) above.
- (7) Check for ACK signal from RA8804CE.
- (8) Repeat (6) and (7) if necessary. Addresses are automatically incremented.
- (9) CPU transfers stop condition [P].



b. Address specification read sequence

After using write mode to write the address to be read, set read mode to read the actual data.

- (1) CPU transfers start condition [S].
- (2) CPU transmits the RA8804CE's slave address with the R/W bit set to write mode.
- (3) Check for ACK signal from RA8804CE.
- (4) CPU transfers address for reading from RA8804CE.
- (5) Check for ACK signal from RA8804CE.
- (6) CPU transfers RESTART condition [Sr] (in which case, CPU does not transfer a STOP condition [P]).
- (7) CPU transfers RA8804CE's slave address with the R/W bit set to read mode.
- (8) Check for ACK signal from RA8804CE (from this point on, the CPU is the receiver and the RA8804CE is the transmitter).
- (9) Data from address specified at (4) above is output by the RA8804CE.
- (10) CPU transfers ACK signal to RA8804CE.
- (11) Repeat (9) and (10) if necessary. Read addresses are automatically incremented.
- (12) CPU transfers ACK signal for "1".(13) CPU transfers stop condition [P].



c. Read sequence when address is not specified


Once read mode has been initially set, data can be read immediately. In such cases, the address for each read operation is the previously accessed address + 1.

- (1) CPU transfers start condition [S].
- (2) CPU transmits the RA8804CE's slave address with the R/W bit set to read mode.

(3) Check for ACK signal from RA8804CE (from this point on, the CPU is the receiver and the RX8804CE is the transmitter).

(4) Data is output from the RA8804CE to the address following the end of the previously accessed address.

- (5) CPU transfers ACK signal to RA8804CE.
- (6) Repeat (4) and (5) if necessary. Read addresses are automatically incremented in the RA8804CE. (7) CPU transfers ACK signal for "1".
- (8) CPU transfers stop condition [P].



d. The address auto increment in Read / Write.

- (1) In Basic time and calendar resister.
- Address - - 08 09 0A 0B 0C 0D 0E 0F 00 01 02 - (2) In Extension resister

Address - - - - - 18 - 19 - 1A - 1B - 1C - 1D - 1E - 1F - 10 - 11 - 12 - -

8.10. Backup and Recovery




Figure 26 V_{DD} Sequence

This circuit is sensitive to power supply noise and supply voltage should be stabilized to avoid negative impact on the accuracy.

tR1 is needed for a proper power-on reset. If this power-on condition cannot be kept, it is necessary to send an initialization routine to the RTC by software.

In case of repeated ON / OFF of the power supply within short term, it is possible that the power-on reset becomes unstable.

After power-OFF, keep VDD = GND for more than 10 seconds for a proper power-on reset.

When it is impossible, please initialize the RTC by the software.

As for the communication of I²C-Bus, completion of less than 1 second is recommended.

If such communication requires 2 seconds (Max.) or longer, the I²C-Bus interface is reset by the internal bus timeout function.

*: tR2 is specifications for an oscillation not to stop. Some clocks are not output by an FOUT terminal.

When bus-time-out occur, SDA turns to Hi-Z input mode. readout data of a clock is stable anytime, and there isn't contradiction.

And it does not occur that data of a clock delay even if access time is prolonged.

ius							
	Item	symbol	Condition	Min.	Тур.	Max.	Unit
	Power supply rise time1	tR1	V _{DD} = V _{SS} ~ 5.5 V	1		10	ms / V
	Access wait time (after initial power on)	tCL	After V _{DD} = VDET	30			ms
	Power supply fall time	tF	V _{DD} = 5.5 V ~ VDET	100			μs / V
	Power supply rise time	tR2	V _{DD} = VDET ~ 5.5 V	15			μs/V
	Setup time from finish of I ² C-Bus	tCD	Before $V_{DD} = V_{DET}$	0			μs

Table 59 VDD sequence characteristics

8.11. About Access at the Time of Backup Return and Initial Power Supply

Because most of RTC registers are synchronized with the oscillation clock of the built-in crystal oscillator, the RTC does not work normally without the integrated oscillator having stabilized. Please initialize the RTC at the time the power supply voltage returns (VLF = 1) after the oscillation has stabilized (after oscillation start time tSTA).

If intending to access the RTC after the main supply voltage returns, please note following points:


Please begin to read VLF-bit first.

If VLF-bit returns "1", please initialize all registers. Please perform initial setting only tSTA (oscillation start time), when the built-in oscillation is stable.

Access is prohibited about 30 ms, from the VCLK voltage. VCLK (clock supply voltage (VDD > 1.5 V).

If VLF-bit returns "0", access is possible without waiting time.

Before the internal crystal oscillator has stabilized (tSTA), no clock operation is possible, and time is not counted.



8.12. Flow Chart

The following flow-chart is one example, but it is not necessarily applicable for every use-case and not necessarily the most effective process for individual applications.

1) An example of the initialization




Figure 28 Flow ex. 1

2) Method of initialization after starting of internal oscillation (VLF stays "0")




Figure 29 Flow ex. 2

3) The setting of the clock and calendar





Figure 30 Flow ex. 3


4) The reading of the clock and calendar




- Please complete access within 1 second
- At the time of a communication start, the Clock & Calendar data are fixed (hold the carry operation), and it is automatically revised at the time of the communication end
- The access to a clock calendar recommends to have access to continuation by an auto increment function

Figure 31 Flow ex. 4

8.13. Connection with Typical Microcontroller





8.14. When Used as a Clock Source (32.768 kHz DTCXO)




Figure 33 32.768 kHz DTCXO Connection

9. External Dimensions / Marking Layout

9.1. External Dimensions





Figure 34 Package Dimension

9.2. Marking Layout



10.Application Notes

1) Notes on handling

This module uses a CMOS IC to realize low power consumption. Carefully note the following cautions when handling.

(1) Static electricity

While this module has built-in circuitry designed to protect it against electrostatic discharge, the chip could still be damaged by a large discharge of static electricity. Containers used for packing and transport should be constructed of conductive materials. In addition, only soldering irons, measurement circuits, and other such devices which do not leak high voltage should be used with this module, which should also be grounded when such devices are being used.

(2) Noise

If a signal with excessive external noise is applied to the power supply or input pins, the device may malfunction or "latch up." In order to ensure stable operation, connect a filter capacitor (preferably ceramic) of greater that 0.1 μF as close as possible to the power supply pins (between VDD and GND). Also, avoid placing any device that generates high level of electronic noise near this module. * Do not connect signal lines to the shaded area in the figure shown in Fig. 1 and, if possible, embed this area in a GND land.

(3) Voltage levels of input pins

When the input pins are at the mid-level, this will cause increased current consumption and a reduced noise margin and can impair the functioning of the device. Therefore, please apply the voltage level close to VDD or GND.

(4) Handling of unused pins

Since the input impedance of the input pins is extremely high, operating the device with these pins in the open circuit state can lead to unstable voltage level and malfunctions due to noise. Therefore, please apply the voltage level close to VDD or GND. But these pins must be the disposals that followed specification of pin exposition when it was specified N.C or open by pin exposition. 2) Notes on packaging

(1) Soldering heat resistance.

If the temperature within the package exceeds +260 °C, the characteristics of the crystal oscillator will be degraded, and it may be damaged. The reflow conditions within our reflow profile is recommended. Therefore, always check the mounting temperature and time before mounting this device. Also, check again if the mounting conditions are later changed. * See Fig. 2 profile for our evaluation of Soldering heat resistance for reference.

(2) Mounting equipment

While this module can be used with general-purpose mounting equipment, the internal crystal oscillator may be damaged in some circumstances, depending on the equipment and conditions. Therefore, be sure to check this. In addition, if the mounting conditions are later changed, the same check should be performed again.

(3) Ultrasonic cleaning

Depending on the usage conditions, there is a possibility that the crystal oscillator will be damaged by resonance during ultrasonic cleaning. Since the conditions under which ultrasonic cleaning is carried out (the type of cleaner, power level, time, state of the inside of the cleaning vessel, etc.) vary widely, this device is not warranted against damage during ultrasonic cleaning.

(4) Mounting orientation

This device can be damaged if it is mounted in the wrong orientation. Always confirm the orientation of the device before mounting.

(5) Leakage between pins

Leakage between pins may occur if the power is turned on while the device has condensation or dirt on it. Make sure the device is dry and clean before supplying power to it.




Figure 36 Soldering Profile

11.Figures

" Figure 1 32.768 kHz DTCXO Connection "	2
Figure 2 Block Diagram	
Figure 3 Pin Layout	6
Figure 4 I ² C-Bus Timing Chart	9
Figure 5 Temperature compensation current	10
Figure 6 I ² C-Bus Current consumption	
Figure 7 Internal clock distribution diagram	14
Figure 8 EVIN Debounce Function	
Figure 9 SOUT Function Program ex.1	
Figure 10 SOUT function Program ex.2	
Figure 11 Time Stamp Program ex.	
Figure 12 EVIN Timing Chart	
Figure 13 Alarm interrupt block diagram	25
Figure 14 Alarm Function	
Figure 15 Alarm Timing Chart	
Figure 16 Wakeup Timer Function	
Figure 16 Wakeup Timer Count Down Timing Chart	
Figure 18 Wakeup Timer Start Sequence	
Figure 19 Wakeup Timer Timing Chart	33
Figure 20 Update Interrupt Timing Chart	
Figure 21 I ² C-Bus Connection	
Figure 22 I ² C-Bus Start Stop Timing Cart	
Figure 22 I ² C-Bus Restarting Timing	38
Figure 24 I ² C-Bus SDA, SCL	
Figure 25 I ² C-Bus Acknowledge Signal	39
Figure 26 VDD Sequence	42
Figure 27 Power ON and restore from backup sequence	43
Figure 28 Flow ex. 1	
Figure 29 Flow ex. 2	
Figure 30 Flow ex. 3	
Figure 31 Flow ex. 4	
Figure 32 Circuit Diagram	
Figure 33 32.768 kHz DTCXO Connection	
Figure 34 Package Dimension	
Figure 35 Marking	
Figure 36 Soldering Profile	49

12.Tables

Table 4 Din Eventions	0
Table 1 Pin Functions	
Table 2 Absolute Maximum Rating	
Table 3 Recommended Operating Conditions	
Table 4 Frequency Characteristics	
Table 5 DC Characteristics	
Table 6 AC Characteristics	
Table 7 Average Current consumption IDD1, IDD2	
Table 8 Register Division (00h ~ 0Fh)	
Table 9 Register Table (00h ~ 0Fh)	
Table 10 Register Table (10h ~ 1Fh)	
Table 11 Quick Reference	
Table 12 Registers Initial Value	
Table 13 Clock, Calendar Register	
Table 14 WEEK Register	
Table 15 DAY Register	
Table 16 Alarm registers	
Table 17 Wakeup Timer Control Registers	
Table 18 Control Register, Flag Register	
Table 19 Test bit	
Table 20 VLF bit	
Table 21 VDET bit	
Table 22 RESET bit	
Table 23 FSEL bit	
Table 24 AIE, TIE, UIE bit	
Table 25 SOUT Control Register	
Table 26 DCE, DC bit	
Table 27 SRV bit	
Table 28 FS bit	
Table 29 Time Stamp Data Event Control	
· · · · · · · · · · · · · · · · · · ·	

Table 30 ECP bit	. 19
Table 31 EHL bit	19
Table 32 EPU bit	19
Table 33 RCE bit	19
Table 34 EF bit	. 19
Table 35 ET bit	. 20
Table 36 EIE bit	. 20
Table 37 EVMON bit	
Table 38 Alarm Interrupt Function Register	. 25
Table 39 WADA bit	
Table 40 AF bit AF bit	
Table 41 AIE bit	
Table 42 Alarm Setting ex.1	. 27
Table 43 Alarm Setting ex.2	
Table 44 Wakeup Timer Register	
Table 45 TESL bit	
Table 46 TSTP bit	
Table 47 TRES bit	. 30
Table 48 TE bit	. 31
Table 49 TF bit	. 31
Table 50 TIE bit	
Table 51 Wakeup Timer Interrupt Interval	. 32
Table 52 Update Interrupt Function Register	
Table 53 USEL bit	
Table 54 UF bit	
Table 55 UIE bit	
Table 56 Temperature Compensation Register	
Table 57 CSEL bit	. 36
Table 58 I ² C-Bus Slave Address	
Table 59 VDD sequence characteristics	42



Application Manual Real Time Clock Module **RA8804CE**

America

Epson America, Inc.

Headquarter 3131 Katella Avenue Los Alamitos, CA 90720 USA www.epson.com/microdevices

San Jose Office 214 Devcon Drive, San Jose, CA 95112 USA

Europe

Epson Europe Electronics GmbH Headquarter Riesstrasse 15, 80992 Munich, Germany www.epson-electronics.de

Asia

Epson (China) Co., Ltd.

Headquarter 4F, Tower 1 of China Central Place, 81 Jianguo Street, Chaoyang District, Beijing, 100025 China www.epson.com.cn/ed/

Shanghai Branch

High-Tech Building 900, Yishan Road, Shanghai, 200233 China

Shenzhen Branch

Room.603/604, 6 Floor, Tower 7, One Shenzhen Bay, No.3008 Center Rd, Shenzhen, 518054 China

Epson Hong Kong Ltd.

Unit 715-723 7/F Trade Square, 681 Cheung Sha Wan Road, Kowloon, Hong Kong www.epson.com.hk

Epson Taiwan Technology & Trading Ltd.

15F, No.100, Songren Rd., Sinyi Dist.,Taipei City, 11073 Taiwan www.epson.com.tw/ElectronicComponent

Epson Singapore Pte., Ltd.

Electronic Devices Sales Division Alexandra Technopark Block B, #04-01/04 438B Alexandra Rd, Singapore 119968 www.epson.com.sg/electronic-devices

Epson Korea Co.,Ltd

10F Posco Tower Yeoksam, Teheranro 134 Gangnam-gu, Seoul, 06235, Korea www.epson.co.kr

Electronic devices information on WWW server

www5.epsondevice.com/en/