

Application Manual

Real Time Clock Module

RTC-72421 / 72423

NOTICE

- This material is subject to change without notice.
- Any part of this material may not be reproduced or duplicated in any form or any means without the written permission of Seiko Epson.
- The information about applied circuitry, software, usage, etc. written in this material is intended for reference only. Seiko Epson does not assume any liability for the occurrence of infringing on any patent or copyright of a third party. This material does not authorize the licensing for any patent or intellectual copyrights.
- When exporting the products or technology described in this material, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- You are requested not to use the products (and any technical information furnished, if any) for the development and/or manufacture of weapon of mass destruction or for other military purposes. You are also requested that you would not make the products available to any third party who may use the products for such prohibited purposes.
- These products are intended for general use in electronic equipment. When using them in specific applications that require extremely high reliability, such as the applications stated below, you must obtain permission from Seiko Epson in advance.
 - / Space equipment (artificial satellites, rockets, etc.) / Transportation vehicles and related (automobiles, aircraft, trains, vessels, etc.) / Medical instruments to sustain life / Submarine transmitters / Power stations and related / Fire work equipment and security equipment / traffic control equipment / and others requiring equivalent reliability.
- All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective.

CONTENTS

| | |
|--|----|
| ■ Overview..... | 1 |
| ■ Block diagram..... | 1 |
| ■ Terminal connections..... | 2 |
| ■ Terminal functions | 3 |
| ■ Characteristics | 4 |
| 1. Absolute maximum ratings | 4 |
| 2. Recommended operating conditions..... | 4 |
| 3. Frequency characteristics and current consumption characteristics | 4 |
| 4. Electrical characteristics (DC characteristics) | 4 |
| ■ Switching characteristics (AC characteristics) | 5 |
| 1. When ALE is used..... | 5 |
| 2. When ALE is fixed at VDD..... | 6 |
| ■ Registers | 7 |
| 1. Register table | 7 |
| 2. Notes | 7 |
| 3. Functions of register bits (overview) | 7 |
| 4. Setting the fixed-period pulse output mode and fixed-period interrupt mode | 8 |
| 5. Resetting the fixed-period pulse output mode and fixed-period interrupt mode..... | 8 |
| ■ Register description | 9 |
| 1. Timing registers..... | 9 |
| 2. CD register (control register D)..... | 10 |
| 3. CE register (control register E) | 11 |
| 4. CF register (control register F)..... | 13 |
| ■ Using the RTC-72421/RTC-72423..... | 14 |
| 1. Power-on procedure (initialization)..... | 14 |
| 2. Read/write of S1 to W registers | 16 |
| 3. Write to 30-second ADJ bit..... | 16 |
| 4. Using the CS1 pin..... | 17 |
| ■ Power supply circuit example..... | 17 |
| ■ Examples of connection to general-purpose microprocessor..... | 18 |
| ■ External dimensions | 19 |
| ■ Marking layout | 19 |
| ■ Reference data | 20 |
| ■ Application notes | 21 |
| 1. Notes on handling..... | 21 |
| 2. Notes on packaging..... | 21 |

4-BIT PARALLEL INTERFACE REAL TIME CLOCK MODULE

RTC - 72421 / 72423

- Built-in crystal unit removes need for adjustment and reduces installation costs
- Microprocessor bus compatible (t_{WW}, t_{RD} = 120 ns)
- Use of C-MOS IC enables low current consumption (5 μA Max., at V_{DD} = 2.0 V)
- Compatibility with Intel CPU bus
- Address latch enable (ALE) pin compatible with multiplex bus CPUs
- Time (hours, minutes, seconds) and calendar (year, month, day) counter
- 24-hour/12-hour switchover and automatic leap-year correction functions
- Fixed-period interrupt function
- 30-seconds correction (adjustment) function
- Stop, start, and reset functions
- Battery back-up function
- Same mounting conditions as general-purpose SMD ICs possible (RTC-72423)
 - * Pins and functions compatible with the SMC-5242 series


Overview

The RTC-72421/RTC-72423 module is a real time clock that can be connected directly to a microprocessor's bus. Its built-in crystal unit enables highly accurate time-keeping with no physical access required for adjustment and, since there is no need to connect external components, mounting and other costs can be reduced.


In addition to its time and calendar functions, the RTC-72421/RTC-72423 enables the use of 30-seconds correction and fixed-period interrupt functions.

The RTC-72421/RTC-72423 module is ideally suited for applications requiring timing management, such as personal computers, dedicated word-processors, fax machines, multi-function telephones, and sequencers.


Block diagram



■ Terminal connections



■ Terminal functions

| Signal | Pin No. | | Input/ou tput | Function | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|---|------------------------|------------------|--|-----------------|---|-----------------|---------------------------------------|--|---|---|---|---|-------------------------|---|---|---|---|-------------------------|---|---|---|---|------------|---|--|--------|--|-------------------------------|---|---|--------|--|-----------------------------------|
| | RTC-72421 | RTC-72423 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| D ₀ -D ₃ (Data bus) | 11-14 | 14-16, 19 | Bi-direction | <p>Connect these pines to a bi-directional data bus or CPU data bus. Use this bus to read to and write from the internal counter and registers.</p> <table border="1"> <thead> <tr> <th>CS₁</th> <th>$\overline{CS_0}$</th> <th>\overline{RD}</th> <th>\overline{WR}</th> <th>Mode of D₀ to D₃</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>L</td> <td>L</td> <td>H</td> <td>Output mode (read mode)</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> <td>L</td> <td>Input mode (write mode)</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> <td>L</td> <td>Do not use</td> </tr> <tr> <td>L</td> <td></td> <td>H or L</td> <td></td> <td>High impedance (back-up mode)</td> </tr> <tr> <td>H</td> <td>H</td> <td>H or L</td> <td></td> <td>High impedance (RTC not selected)</td> </tr> </tbody> </table> | CS ₁ | $\overline{CS_0}$ | \overline{RD} | \overline{WR} | Mode of D ₀ to D ₃ | H | L | L | H | Output mode (read mode) | H | L | H | L | Input mode (write mode) | H | L | L | L | Do not use | L | | H or L | | High impedance (back-up mode) | H | H | H or L | | High impedance (RTC not selected) |
| CS ₁ | $\overline{CS_0}$ | \overline{RD} | \overline{WR} | Mode of D ₀ to D ₃ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| H | L | L | H | Output mode (read mode) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| H | L | H | L | Input mode (write mode) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| H | L | L | L | Do not use | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| L | | H or L | | High impedance (back-up mode) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| H | H | H or L | | High impedance (RTC not selected) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| A ₀ -A ₃ (Address bus) | 4-7 | 5, 7, 9, 10 | Input | <p>Address input pins used for connection to CPU address. Used to select the RTC's internal counter and registers (address selection). When the RTC is connected to a multiplexed-bus type of CPU, these pines can also be used in combination with the ALE described below</p> | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| ALE (Address Latch Enable) | 3 | 4 | Input | <p>Reads in address data and $\overline{CS_0}$ state for internal latching. When the ALE is high, the address data and $\overline{CS_0}$ state is read into the RTC. When the (through-mode) ALE falls, the address data and $\overline{CS_0}$ state at that point are held. The held address data and $\overline{CS_0}$ status are maintained while the ALE is low.</p> <table border="1"> <thead> <tr> <th>ALE</th> <th>Address data and $\overline{CS_0}$ status</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>Read into the RTC to set address data</td> </tr> <tr> <td>L</td> <td>Held in the RTC (latched at the trailing edge of the ALE)</td> </tr> </tbody> </table> <p>If the RTC is connected to a CPU that does not have an ALE pin and thus there is no need to use this ALE pin, fix it to VDD.</p> | ALE | Address data and $\overline{CS_0}$ status | H | Read into the RTC to set address data | L | Held in the RTC (latched at the trailing edge of the ALE) | | | | | | | | | | | | | | | | | | | | | | | | |
| ALE | Address data and $\overline{CS_0}$ status | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| H | Read into the RTC to set address data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| L | Held in the RTC (latched at the trailing edge of the ALE) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| \overline{WR} (WRite) | 10 | 13 | Input | <p>Writes the data on D₀ to D₃ into the register of the address specified by A₀ to A₃, at the leading edge of \overline{WR}.</p> <p>Make sure that \overline{RD} and \overline{WR} are never low at the same time.</p> | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| \overline{RD} (ReaD) | 8 | 11 | Input | <p>Output data to D₀ to D₃ from the register at the address specified by A₀ to A₃, while \overline{RD} is low.</p> <p>Make sure that \overline{RD} and \overline{WR} are never low at the same time.</p> | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| CS ₁ , $\overline{CS_0}$ (Chip Select) | 15,2 | 20,2 | Input | <p>When CS₁ is high and $\overline{CS_0}$ is low, the RTC's chip-select function is valid and read and write are enabled. When the RTC is connected to a multiplexed-bus type of CPU, $\overline{CS_0}$ requires the operation of the ALE (see the description of the ALE). Use CS₁ connected to a power voltage detection circuit. When CS₁ is high, the RTC is enabled; when it is low, the RTC is on standby. When CS₁ goes low, the HOLD and RESET bits in the RTC registers are cleared to 0.</p> | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| STD.P (STanDard Pulse) | 1 | 1 | Output | <p>This is an N-channel open drain output pin. Depending on the setting of the CE register, a fixed-period interrupt signal and a pulse signal are output. The output from this pin cannot be inhibited by the CS₁ and $\overline{CS_0}$ signals. Use a load voltage that is less than or equal to VDD. If not using this pin, keep it open-circuit. An example of STD.P connection is shown below.</p>  <p>If the STD.P output is not be used during standby operation, connecting the pull-up resistor to +5 V provides a reduction in current consumption. If the STD.P output is to be used even during standby, connect the pull-up resistor to the RTC's VDD. In this case, the current consumption will be increased by the amount of current flowing through the pull-up resistor.</p> | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| VDD | 18 | 24 | | Connect this pin to power source. Supply to 5 V ± 10 % to this pin during normal operation; at least 2 V during battery back-up operation. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GND | 9 | 12 | | Connect this pin to ground. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| (VDD) | 16, 17 | 22,23 | | These pins are connected internally to VDD. Leave them open circuit. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| N.C. | - | 3, 6, 8, 17, 18, 21 | | These pins are not connected internally. Ground them. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

■ Characteristics

1. Absolute maximum ratings

| Item | Symbol | Condition | Specification | Unit |
|---------------------|--------|-----------|--------------------|------|
| Supply voltage | VDD | Ta=+25 °C | -0.3 to 7.0 | V |
| Input voltage | VI | Ta=+25 °C | GND-0.3 to VDD+0.3 | V |
| Output voltage | VO | Ta=+25 °C | GND-0.3 to VDD+0.3 | V |
| Storage temperature | TSTG | RTC-72421 | -55 to +85 | °C |
| | | RTC-72423 | -55 to +125 | °C |

2. Recommended operating conditions

| Item | Symbol | Condition | Specification | Unit |
|--------------------------------|------------------|-------------------------------------|------------------------|------|
| Supply voltage | VDD | | 4.5 to 5.5 | V |
| Operating temperature | TOPR | No condensation | RTC-72421 ; -10 to +70 | °C |
| | | | RTC-72423 ; -40 to +85 | °C |
| Data hold voltage | V _{DH} | | 2.0 to 5.5 | V |
| CS ₁ data hold time | t _{CDR} | See the section on data hold timing | 2.0 Min. | μs |
| Operation recovery time | tr | | | |

3. Frequency characteristics and current consumption characteristics

| Item | Symbol | Condition | Specification | Unit | |
|-----------------------------------|-------------------|--|---------------|---------------------------|--------------------|
| Frequency tolerance | Δf/f ₀ | Ta=+25 °C VDD=5.0 V | RTC-72421A | ± 10 | × 10 ⁻⁶ |
| | | | RTC-72421B | ± 50 | |
| | | | RTC-72423A | ± 20 | |
| | | | RTC-72423B | ± 50 | |
| Operation temperature | | RTC-72421 : -10 °C to +70 °C (+25 °C reference) | +10 / -120 | × 10 ⁻⁶ / V | |
| | | RTC-72423 : -40 °C to +85 °C (+25 °C reference) | +10 / -220 | | |
| Frequency voltage characteristics | | Ta=+25 °C VDD=2.0 V to 5.5 V | ± 5 Max. | × 10 ⁻⁶ / V | |
| Aging | fa | VDD=5.0 V, Ta=+25 °C | ± 5 Max. | × 10 ⁻⁶ / year | |
| Shock resistance | S.R. | Drop test 3 times on a hard board from 0.75 m height, or 29400 m/s ² × 0.2 ms × 1/2 sin wave × 3 directions | ± 10 Max. | × 10 ⁻⁶ | |
| Current consumption | IDD1 | Ta=+25 °C, CS ₁ =0 V I/O currents excluded | VDD=5.0 V | 1.0 Typ. 10 Max. | μA |
| | IDD2 | | VDD=2.0 V | 0.9 Typ. 5 Max. | |

4. Electrical characteristics (DC characteristics)

| Item | Symbol | Condition | Applicable pins | Min. | Typ. | Max. | Unit |
|---------------------------|--------|--------------------------|--|--|--------|--------|------|
| High input voltage 1 | VIH1 | | All input pins except for CS ₁ | 2.2 | | | V |
| Low input voltage 1 | VIL1 | | | | 0.8 | | |
| High input voltage 2 | VIH2 | VDD=2.0 V to 5.5 V | CS ₁ | 4/5VDD | | | V |
| Low input voltage 2 | VIL2 | | | | 1/5VDD | | |
| Input leakage current 1 | ILK1 | VI=VDD/0 V | Input pins except for D ₀ to D ₃ | | | 1/-1 | μA |
| Input leakage current 2 | ILK2 | | | | 10/-10 | | |
| Low output voltage 1 | VOL1 | IOL=2.5 mA | D ₀ to D ₃ | | | 0.4 | V |
| High output voltage | VOH | IOH=-400 μA | | 2.4 | | | |
| Low output voltage 2 | VOL2 | IOL=2.5 mA | STD.P | | | 0.4 | μA |
| Off-state leakage current | IOFFLK | VI = VDD / 0 V | | | | 10/-10 | |
| Input capacitance | CI | Input frequency 1 MHz | Input pins except for D ₀ to D ₃ | | 10 | | pF |
| Input-output capacitance | CI/O | | | D ₀ to D ₃ and STD.P | | 20 | |

■ Switching characteristics (AC characteristics)



1. When ALE is used

Write mode (VDD=5 V ± 0.5 V, RTC-72421; Ta=-10 °C to +70 °C, RTC-72423; Ta=-40 °C to +85 °C)

| Item | Symbol | Condition | Min. | Max. | Unit |
|-------------------------------------|------------|-----------|------|------|------|
| CS1 set-up time | tsu(CS1) | | 1000 | | ns |
| Address set-up time before ALE | tsu(A-ALE) | | 50 | | |
| Address hold time after ALE | th(ALE-A) | | 50 | | |
| ALE pulse width | tw(ALE) | | 80 | | |
| ALE set-up time before write | tsu(ALE-W) | | 0 | | |
| Write pulse width | tw(W) | | 120 | | |
| ALE set-up time after write | tsu(W-ALE) | | 50 | | |
| Data input set-up time before write | tsu(D-W) | | 80 | | |
| Data input hold time after write | th(W-D) | | 10 | | |
| CS1 hold time | th(CS1) | | 1000 | | |
| Write recovery time | trec(W) | | 200 | | |

Read mode (VDD=5 V ± 0.5 V, RTC-72421; Ta=-10 °C to +70 °C, RTC-72423; Ta=-40 °C to +85 °C)

| Item | Symbol | Condition | Min. | Max. | Unit |
|---|------------|-----------|------|------|------|
| CS1 set-up time | tsu(CS1) | | 1000 | | ns |
| Address set-up time before ALE | tsu(A-ALE) | | 50 | | |
| Address hold time after ALE | th(ALE-A) | | 50 | | |
| ALE pulse width | tw(ALE) | | 80 | | |
| ALE set-up time before read | tsu(ALE-R) | | 0 | | |
| ALE set-up time after read | tsu(R-ALE) | | 50 | | |
| Data output transfer time after read | tpzv(R-Q) | CL=150 pF | | 120 | |
| Data output floating transfer time after read | tpvz(R-Q) | | 0 | 70 | |
| CS1 hold time | th(CS1) | | 1000 | | |
| Read recovery time | trec(W) | | 200 | | |






2. When ALE is fixed at VDD

Write mode (VDD=5 V ± 0.5 V, RTC-72421;Ta=-10 °C to +70 °C, RTC-72423;Ta=-40 °C to +85 °C)

| Item | Symbol | Condition | Min. | Max. | Unit |
|-------------------------------------|----------|-----------|------|------|------|
| CS1 set-up time | tsu(CS1) | | 1000 | | ns |
| CS1 hold time | th(CS1) | | 1000 | | |
| Address set-up time before write | tsu(A-W) | | 50 | | |
| Address hold time after write | th(W-A) | | 10 | | |
| Write pulse width | tw(W) | | 120 | | |
| Data input set-up time before write | tsu(D-W) | | 80 | | |
| Data input hold time after write | th(W-D) | | 10 | | |
| Write recovery time | trec(W) | | 200 | | |

Read mode (VDD=5 V ± 0.5 V, RTC-72421;Ta=-10 °C to +70 °C, RTC-72423;Ta=-40 °C to +85 °C)

| Item | Symbol | Condition | Min. | Max. | Unit |
|---|-----------|-----------|------|------|------|
| CS1 set-up time | tsu(CS1) | | 1000 | | ns |
| CS1 hold time | th(CS1) | | 1000 | | |
| Address set-up time before read | tsu(A-R) | | 50 | | |
| Address hold time after read | th(R-A) | | 10 | | |
| Data output transfer time after read | tpzv(R-Q) | CL=150 pF | | 120 | |
| Data output floating transfer time after read | tpvz(R-Q) | | 0 | 70 | |
| Read recovery time | trec(R) | | 200 | | |



■ Registers

1. Register table

| Address (Hex) | A3 | A2 | A1 | A0 | Register name | Data | | | | Count (BCD) | Remarks |
|---------------|----|----|----|----|---------------|---------|----------|------------|-------|-------------|---------------------------|
| | | | | | | D3 | D2 | D1 | D0 | | |
| 0 | 0 | 0 | 0 | 0 | S1 | s8 | s4 | s2 | s1 | 0 to 9 | 1-second digit register |
| 1 | 0 | 0 | 0 | 1 | S10 | * | s40 | s20 | s10 | 0 to 5 | 10-seconds digit register |
| 2 | 0 | 0 | 1 | 0 | MI1 | mi8 | mi4 | mi2 | mi1 | 0 to 9 | 1-minute digit register |
| 3 | 0 | 0 | 1 | 1 | MI10 | * | mi40 | mi20 | mi10 | 0 to 5 | 10-minute digit register |
| 4 | 0 | 1 | 0 | 0 | H1 | h8 | h4 | h2 | h1 | 0 to 9 | 1-hour digit register |
| 5 | 0 | 1 | 0 | 1 | H10 | * | PM/AM | h20 | h10 | 0 to 1 or 2 | 10-hours digit register |
| 6 | 0 | 1 | 1 | 0 | D1 | d8 | d4 | d2 | d1 | 0 to 9 | 1-day digit register |
| 7 | 0 | 1 | 1 | 1 | D10 | * | * | d20 | d10 | 0 to 3 | 10-days digit register |
| 8 | 1 | 0 | 0 | 0 | MO1 | mo8 | mo4 | mo2 | mo1 | 0 to 9 | 1-month digit register |
| 9 | 1 | 0 | 0 | 1 | MO10 | * | * | * | mo10 | 0 to 1 | 10-months digit register |
| A | 1 | 0 | 1 | 0 | Y1 | y8 | y4 | y2 | y1 | 0 to 9 | 1-year digit register |
| B | 1 | 0 | 1 | 1 | Y10 | y80 | y40 | y20 | y10 | 0 to 9 | 10-years digit register |
| C | 1 | 1 | 0 | 0 | W | * | w4 | w2 | w1 | 0 to 6 | Day-of-the-week register |
| D | 1 | 1 | 0 | 1 | CD | 30s ADJ | IRQ FLAG | BUSY | HOLD | | Control register D |
| E | 1 | 1 | 1 | 0 | CE | t1 | t0 | ITRPT/STND | MASK | | Control register E |
| F | 1 | 1 | 1 | 1 | CF | TEST | 24/12 | STOP | RESET | | Control register F |

2. Notes

The counts at addresses 0 to C are all positive logic. Therefore, a register bit that is 1 appears as a high-level signal on the data bus. Data representation is BCD.

Do not set an impossible date or time in the RTC. If such a value is set, the effect is unpredictable.

When the power is turned on (before the RTC is initialized), the state of all bits is undefined. Therefore, write to all registers after power-on, to set initial values. For details of the initialization procedure, see "Using the RTC-72421/RTC-72423".

The TEST bit of control register F is used by EPSON for testing. Operation cannot be guaranteed if 1 is written to this bit, so make sure that it is set to 0 during power-on initialization.

3. Functions of register bits (overview)

| Bit name | Function | | | | | | | | | | | | | | | | |
|-----------------------|--|--------|---------|-----------|----------|--------|----------|---|---|-----|--------|--------|---------|-----------|----------|--------|----------|
| * mark | Not used. Writing to this bit has no effect; reading it always returns 0. | | | | | | | | | | | | | | | | |
| Seconds to year digit | All written BCD code. | | | | | | | | | | | | | | | | |
| Day-of-the-week digit | This is special (base 7) counter that increments each time the day digits are incremented. It counts from 0 to 6. Since the value in the counter bears no relationship to the day of the week, the user can choose the coding that relates the counter value to the day of the week. The following is just one example of this relationship. <table border="1" style="margin: 10px auto;"> <thead> <tr> <th>Count</th> <th>0</th> <th>1</th> <th>2</th> <th>3</th> <th>4</th> <th>5</th> <th>6</th> </tr> </thead> <tbody> <tr> <td>Day</td> <td>Sunday</td> <td>Monday</td> <td>Tuesday</td> <td>Wednesday</td> <td>Thursday</td> <td>Friday</td> <td>Saturday</td> </tr> </tbody> </table> | Count | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Day | Sunday | Monday | Tuesday | Wednesday | Thursday | Friday | Saturday |
| Count | 0 | 1 | 2 | 3 | 4 | 5 | 6 | | | | | | | | | | |
| Day | Sunday | Monday | Tuesday | Wednesday | Thursday | Friday | Saturday | | | | | | | | | | |
| PM/AM | The PM/AM bit is 1 for p.m. times; 0 for a.m. times. This bit is valid only for 12-hour-clock mode (when the 24/12 bit is 0); in 24-hour-clock mode (when the 24/12 bit is 1), this bit is always 0. | | | | | | | | | | | | | | | | |
| 30-seconds ADJ | Writing 1 to this bit executes a 30-seconds correction. | | | | | | | | | | | | | | | | |
| IRQ FLAG | The IRQ FLAG bit is set to 1 when an interrupt request is generated in fixed-period interrupt mode. Writing 0 to this bit clears it. Note that it is possible to write 1 to this bit, but this will have no effect. In fixed-period pulse output mode, this bit is at 1 while the pulse output is active(While the STD.P pin output is low), and is automatically cleared when pulse output ends. Writing 0 to this bit while pulse output is active forcibly cancels the pulse output. | | | | | | | | | | | | | | | | |
| BUSY | Use the BUSY bit when accessing data in the S1 to W registers. This bit is set to 1 during the incrementation cycle of the S1 to W registers, and is set to 0 otherwise. When the BUSY bit is 1, access to the S1 to W registers is inhibited. Note that the HOLD bit must also be used when accessing the S1 to W registers. The BUSY bit is always 1 when the HOLD bit is 0. There is no need to check the BUSY bit when accessing the control registers (Cd, Ce and Cf). | | | | | | | | | | | | | | | | |
| HOLD | When 1 has been written to the HOLD bit, the status of the BUSY bit can be checked. While the HOLD bit is 1, any incrementation of the digits is held just once. (The incrementation is held only once, even if the HOLD bit remains at 1 for two or more seconds.) Clear the HOLD bit to 0 by forcing the CS1 pin low. | | | | | | | | | | | | | | | | |
| t1,t0 | These bits set the timing for fixed-period pulse output and interrupts (1/64 seconds, 1 second, 1minute or 1 hour). | | | | | | | | | | | | | | | | |
| ITRPT/STND | The ITRPT/STND bit sets fixed-period pulse output mode and fixed-period interrupt mode. Write 1 to this bit to set interrupt(INRPT) mode; when write 0 to it to set pulse output(STND) mode. | | | | | | | | | | | | | | | | |
| MASK | The MASK bit disables fixed-period pulse output and fixed-period interrupts. Write 1 to this bit to mask and inhibit these modes; write 0 to it to enable these modes. | | | | | | | | | | | | | | | | |
| TEST | The TEST bit is used by EPSON for test purposes. Operation cannot be guaranteed if 1 is written to this bit, so make sure that it is set to 0 during power-on initialization. | | | | | | | | | | | | | | | | |
| 24/12 | The 24/12 bit switches between 24-hour clock and 12-hour clock. Write 1 to this bit to set 24-hour mode; write 0 to it to set 12-hour mode. When the 24/12 bit is set, both the timer registers and the timer mode must be reset to match. Note that the h20 bit of the H10 register is always in 12-hour-clock mode. | | | | | | | | | | | | | | | | |
| STOP | The STOP bit sets an inhibition on clock operation in 8192 Hz steps which are divisions of the 1 second signal from the RTC's internal 32768 Hz oscillation source. The clock is inhibited when the STOP bit is 1, and released again when it becomes 0. The internal oscillation circuit continues to operate even when the STOP bit is 1. | | | | | | | | | | | | | | | | |
| RESET | The RESET bit resets the part of the counter that is below one second. Write 1 to this bit to reset; 0 to release the reset. The RESET bit set to 0 when the CS1 pin goes low. | | | | | | | | | | | | | | | | |

4. Setting the fixed-period pulse output mode and fixed-period interrupt mode

| Mode | MASK | ITRPT/STND | ITRPT/STND | STD.P pin | Setting of fixed-period output timing | | | | |
|-------------------------------------|------|------------|----------------------|---------------------|---------------------------------------|--------|-----|--------|--------|
| Fixed-period pulse output mode | 0 | 0 | Set to 1 when active | Set low when active | t1 bit | 0 | 0 | 1 | 1 |
| Fixed-period interrupt mode | 0 | 1 | | | t0 bit | 0 | 1 | 0 | 1 |
| Fixed-period pulse output inhibited | 1 | 0 or 1 | "0" | Open-circuit | Output period | 1/64 s | 1 s | 1 min. | 1 hour |

5. Resetting the fixed-period pulse output mode and fixed-period interrupt mode

| Mode | IRQ FLAG | IRQ FLAG | STD.P pin |
|--|----------|---|---|
| Fixed-period pulse output mode MASK=0 ITRPT/STND=0 | write 0 | Reset immediately after the write ("1" → "0") | Reset immediately after the write ("L" → "OPEN") |
| | No write | Automatically returned by the set period ("1" → "0") | Automatically returned by the set period ("L" → "OPEN") |
| Fixed-period interrupt mode MASK=0 ITRPT/STND=1 | write 0 | Reset immediately after write ("1" → "0") | Reset immediately after the write ("L" → "OPEN") |
| | No write | The interrupt request continues, with no reset. Subsequent interrupt are ignored. | |

■ Register description

1. Timing registers

(1) S1 to Y10 registers

These registers are 4-bit, positive logic registers in which the digits of the year, month, day, hour, minute, and second are continuously written in BCD code.

For example, when(1, 0, 0, 1) has been written to the bits of the S1 register, the current value in the S1 register is 9. As described previously, data is handled by 4-bit BCD codes. Therefore, the S1 to Y10 registers consist of units registers and tens registers.

When seconds are read, for example, the values in the S1 and S10 registers are both read out to give the total number of seconds.

(2) W register

The W register is a counter that increments each time the day digits are incremented. It counts from 0 to 6. Since the value in the counter bears no relationship to the day of the week, the user can choose the coding that relates the counter value to the day of the week. The following is just one example of this relationship;

| | | | | | | | |
|-------|--------|--------|---------|-----------|----------|--------|----------|
| Count | 0 | 1 | 2 | 3 | 4 | 5 | 6 |
| Day | Sunday | Monday | Tuesday | Wednesday | Thursday | Friday | Saturday |

(3) H10 register (PM/AM, h20, h10)

The H10 register contains a combination of the 10-hours digit bits and the PM/AM bit. Therefore, the contents of this register will depend on whether the 12-hour clock or 24-hour clock is selected. If the 12-hour clock is selected, the user must bear in mind that this register will contain two types of data: 10-hour data in the h10 bit and a.m./p.m. data in the PM/AM bit. The PM/AM bit is 0 for a.m. and 1 for p.m.

For example, if a value of 48 is obtained from the H10 and H1 registers when the H10, H1, M10, and M1 registers are read, remember that the inclusion of a set PM/AM bit (PM/AM=1) will make the tens digit appear to be 4. Since this bit is 1, the time is p.m. If the value read from the M10 and M1 registers is 00, the actual time should be read as 8:00 p.m.

Similarly, if the value read from the H10 and H1 registers is 11, the PM/AM bit is 0, and so this time is therefore a.m. If the value read from the M10 and M1 registers is 30, this time should be read as 11:30 a.m.

When the 12-hour clock is used, the h20 bit should never be 1, but it is nonetheless physically possible to write a 1 in this bit. The user should be careful to write a 0, to avoid unpredictable consequences. Note that, if a mistake in the PM/AM value is made while in 12-hour-clock mode, the date digits will be half a day out. Correct setting is needed.

If the 24-hour clock is selected, the PM/AM bit will always be 0.

For details of how to set 12-hour or 24-hour clock, see the section on the 24/12 bit.

| Setting | Possible times |
|---------------|-------------------------------|
| 12-hour clock | 12:00 to 11:59, a.m. and p.m. |
| 24-hour clock | 00:00 to 23:59 |

(4) Y1 and Y10 registers

The Y1 and Y10 registers can handle the last two digits of the year in the Gregorian calendar. Leap years are automatically identified, and this affects the handling of the month and day digits for February 29.

[Leap years]

In general, a year contains 365 days. However, the Earth takes slightly longer than exactly 365 days to rotate around the sun, so we need to set leap years in compensation. A leap year occurs once every four years, in years in the Gregorian calendar that are divisible by four. However, a further small correction is necessary in that years that are divisible by 100 are ordinary years, but years that are further divisible by 400 are leap years. The main leap and ordinary years since 1900 and into the future are listed on the right.

[Leap years in the RTC-72421/72423]

To identify leap years, the RTC-72421/RTC-72423 checks whether or not the year digits are divisible by four. As implied above, 2000 will be a leap year, and so no further correction will be necessary in that case.

This process identifies the following years as leap years:

96, (20)00, (20)04, (20)08, (20)12...

The turn-of-the-century years for which the RTC-72421/RTC-72423 will require a correction are shown shaded in the table on the right.

If Japanese-era years are set, accurate leap-year identification will only be possible if the era years that are divisible by four are actually leap years. As it happens, years in the current era, Heisei, that are divisible by four are leap years, which means that Heisei years can be set in these registers.

| Actual leap years and ordinary years | | |
|--------------------------------------|-----------|---------------|
| Year | Leap year | Ordinary year |
| 1900 | | o |
| : | | |
| 1993 | | o |
| 1994 | | o |
| 1995 | | o |
| 1996 | o | |
| 1997 | | o |
| 1998 | | o |
| 1999 | | o |
| 2000 | o | |
| 2001 | | o |
| 2002 | | o |
| 2003 | | o |
| 2004 | o | |
| 2005 | | o |
| : | | |
| 2100 | | o |
| 2200 | | o |
| 2300 | | o |
| 2400 | o | |

(5) Out-of-range data

If an impossible date or time is set, this may cause errors. If such a date is set, the behavior of the device is in general unpredictable, so make sure that impossible data is not set.

2. CD register (control register D)

(1) HOLD bit (D0)

Use the HOLD bit when accessing the S1 and W registers. For details, see "Read/write of S1 to W registers".

| HOLD bit | Function HOLD bit |
|----------|--|
| 0 | The BUSY bit is always 1 (the BUSY status cannot be checked). |
| 1 | The BUSY status can be checked. When the HOLD bits is 1 and the BUSY bit is 0, read and write are enabled. |

When the HOLD bit is 1, any incrementation in the count is held within the RTC. The held incrementation is automatically compensated for when the HOLD bit becomes 0. (Second and subsequent incrementations are ignored.) Therefore, if the HOLD bit is at 1 for two or more seconds in succession, the time will be slightly slow (delay). Make sure that any access to the S1 to W registers is completed within one second, then clear the HOLD bit to 0.

The status of the BUSY bit remains as set while the HOLD bit is at 1. If the HOLD bit is not cleared temporarily to 0, the BUSY bit will not indicate any change within the RTC of the BUSY status. Therefore, when checking the status of the BUSY bit, write 0 to the HOLD bit each time the BUSY bit is read, to update the status of the BUSY bit.

If the CS1 pin goes low while the HOLD bit is 1, the HOLD bit is automatically cleared to 0.

There is no need to use the HOLD bit when accessing the control registers (CD, CE, and CF).

(2) BUSY bit (D1)

The BUSY bit indicates whether or not the digits from the seconds digit onward are being incremented, and is used when accessing the S1 to W registers. For details, see "Read/write of S1 to W registers".

There is no need to check the BUSY bit when accessing the control registers (CD, CE, and CF).

| BUSY bit | Significance of the BUSY bit | Condition | Remarks |
|----------|------------------------------|-----------|---|
| 0 | Access enable | HOLD=1 | The RTC is not counting |
| 1 | Access disabled | | The count has been incremented in the RTC (190 μs Max.) |
| 1 | BUSY is always 1 | HOLD=0 | The count cannot be checked |

The status of the BUSY bit remains as set while the HOLD bit is at 1. If the HOLD bit is not cleared temporarily to 0, the BUSY bit will not indicate any change within the RTC of the BUSY status. Therefore, when checking the status of the BUSY bit, write 0 to the HOLD bit each time the BUSY bit is read, to update the status of the BUSY bit.

The BUSY bit is a read-only bit, so any attempt to write 1 or 0 to it is ignored.

(3) IRQ FLAG bit (D2)

The IRQ FLAG bit is an internal status bit that corresponds to the status of the STD.P pin output, to indicate whether or not an interrupt request has been issued to the CPU. When the STD.P pin output is low, the IRQ FLAG bit is 1; when the STD.P pin output is open-circuit, the IRQ FLAG bit is 0.

When writing data to the CD register, keep the IRQ FLAG bit at 1, except when deliberately writing 0 to it. Writing 0 to the IRQ FLAG bit cancels its status if it had become 1 at that instant or just before.


i. Interrupt processing (interrupt status monitor function)

Since the IRQ FLAG bit indicates that an interrupt request has been generated to the CPU, it is in synchronization with the status of the STD.P pin output. In other words, the status of the STD.P pin output can be monitored by monitoring the IRQ FLAG bit.

In fixed-period pulse output mode, the relationship between the IRQ FLAG bit and the STD.P pin output is as follows:

| STD.P pin output | IRQ FLAG bit |
|-----------------------------|--------------|
| Low | 1 |
| Open(for open-drain output) | 0 |

The timing of the IRQ FLAG bit and the STD.P pin output in fixed-period pulse output mode is as follows:




The output levels of the STD.P pin are low (down) and open circuit (up).

ii. STD.P pin output reset function

The STD.P pin output can be reset after an interrupt is generated by writing 0 to the IRQ FLAG bit.

The relationships of this operation are shown below. Note that writing 1 to this bit is possible, but it has no effect.

| IRQ FLAG bit | STD.P pin output |
|--------------|-----------------------------|
| 1 | Low |
| 0 | Open(for open-drain output) |



The output levels of the STD.P pin are low (down) and open circuit (up).

Note: If the STD.P pin output remains low as set, subsequently generated interrupts are ignored. In order to prevent interrupts from being overlooked, write 0 to the IRQ FLAG bit before the next interrupt is generated, to return the STD.P pin to high.

iii. Initial setting of IRQ FLAG bit

If the fixed-period interrupt mode is not used, set the IRQ FLAG bit to 1. If the fixed-period interrupt mode is used, set the IRQ FLAG bit to 0.

(4) 30-second ADJ bit (D3)

The 30-seconds ADJ bit provides a 30-seconds correction (by which term is meant a rounding to the nearest whole minute) when 1 is written to it. The 30-seconds correction takes a maximum of 76.3 μs to perform, and after the correction the 30-seconds ADJ bit is automatically returned to 0. This operation also clears the sub-second bits of the internal counter down to the 1/256-seconds counter. During the 30-seconds correction, access to the counter registers at addresses 0 to C is inhibited, so monitor the 30-seconds ADJ bit to check that this bit has returned to 0, before starting subsequent processing. If no access is made to the RTC for 76.3 μs or more after 1 is written to the 30-seconds ADJ bit, there is no need to check the 30-seconds ADJ bit again.

i. Operation of 30-seconds ADJ bit

Writing 1 to the 30-seconds ADJ bit performs a 30-second correction. This 30-seconds correction changes the seconds and minutes digits as shown below. If the minutes digits have been incremented, an upward carry is propagated.

| Status of seconds digits before correction | Status of seconds digits after correction |
|--|---|
| Up to 29 seconds | 00 seconds. No carry to the minutes digits. |
| 30 to 59 seconds | 0 seconds. Carry to the minutes digits. |

Example: The correction caused by the 30-seconds ADJ bit sets the time within the RTC to 00:00:00 if it was within the range of 00:00:00 to 00:00:29, or to 00:01:00 if it was within the range of 00:00:30 to 00:00:59.

ii. Access inhibited after 30-seconds correction

For 76.3 μs after 1 is written to the 30-seconds ADJ bit, the RTC is engaged in internal processing, so read to and write from the S1 to W registers is inhibited. The 30-seconds ADJ bit is automatically cleared to 0 at the end of the 76.3 μs.


3. CE register (control register E)

(1) MASK bit (D0)


The MASK bit controls the STD.P pin output. The relationships between the MASK bit, ITRPT/STND bit, and STD.P pin output are as follows:

| MASK | ITRPT/STND | STD.P pin output |
|------|------------|--------------------------------|
| 0 | 0 | Fixed-period pulse output mode |
| 0 | 1 | Fixed-period interrupt mode |
| 1 | 0 or 1 | Open |

The timings of the MASK bit, ITRPT/STND bit, and STD.P pin output are as follows:



The output levels of the STD.P pin are low (down) and open circuit (up).



- (2) ITRPT/STND bit (D1)
 The ITRPT/STND bit specifies fixed-period pulse output mode or fixed-period interrupt mode for the fixed-period operating mode.
 The mode selected by each setting of this bit is as follows:

| ITRPT/STND | Operating mode |
|------------|--------------------------------|
| 0 | Fixed-period pulse output mode |
| 1 | Fixed-period interrupt mode |

For details of the timing of fixed-period operation, see the section on the t0 and t1 bits below.

- (3) t0 (D2), t1 (D3) bits
 These bits select the timing of fixed-period operation in fixed-period pulse output mode or fixed-period interrupt mode. There is no special counter within the RTC for fixed-period operation; the fixed-period operation is performed at the incrementation of the time (period) specified by the t0 and t1 bits.


i. Setting t0 and t1

Setting these bits specifies the generation timing for fixed-period pulse output or fixed-period interrupts.

| t1 | t0 | Period(frequency) | Remarks |
|----|----|----------------------|---|
| 0 | 0 | 1/64 seconds (64 Hz) | In fixed-period pulse output mode, the STD.P pin output is low for 7.8125 ms (not that half the 1/64 second period is 7.8125 ms) |
| 0 | 1 | 1 second (1 Hz) | |
| 1 | 0 | 1 minute (1/60 Hz) | |
| 1 | 1 | 1 hour (1/3600 Hz) | |

ii. STD.P pin output control

The timing of STD.P pin output is at the incrementation of the period specified by the t0 and t1 bits.
 Example : STD.P pin output when 1 hour is set
 (Conditions: t0=1, t1=1, MASK=0)



iii. Frequency of STD.P pin output in fixed-period pulse output mode

In fixed-period pulse output mode, the timing of output is determined by the frequency of the internal crystal unit. This means that the output can be used to measure any error in the frequency of the crystal unit.

Note: The 30-seconds correction could generate a carry. If such a carry occurs when the t0 and t1 bits are set to (0, 1) or (1, 1), the STD.P pin output could end up low. If the ITRPT/STND bit is 0, this low-level STD.P pin output will be held from the time that the part of the counter that is below one second is cleared by the 30-seconds correction until the incrementation of the 1/64-second digit of the internal counter restarts. Note that this may be different from the normal case in which the STD.P pin output is low for 7.8125 ms.

The time of the low-level output of the first STD.P pin output after a RESET or STOP operation, or after 1 has been written to the IRQ FLAG bit, may not be 7.8125 ms.

If any one of the t0, t1, or ITRPT/STND bits is overwritten, the IRQ FLAG bit may become 1. Therefore, after writing to any of these bits, it is necessary to first write 0 to the IRQ FLAG bit then wait until the IRQ FLAG bit changes back to 1.

4. CF register (control register F)

(1) RESET bit (D0)

Writing 1 to the RESET bit clears the sub-second bits of the internal counter down to the 1/256-seconds counter. The reset continues for as long as the RESET bit is 1. End the reset by writing 0 to the RESET bit. If the level of the CS1 pin goes low, the RESET bit is automatically cleared to 0.

(2) STOP bit (D1)

Writing 1 to the STOP bit stops the clock of the internal counter from the 1/8192 second bit onward. Writing 0 to the STOP bit restarts the clock.

This function can be used to create a cumulative timer.

(3) 24/12 bit (D2)

Set the 24/12 bit to select either 12-hour clock or 24-hour clock as the timer mode. In 12-hour clock mode, the PM/AM bit is used.

i. Switching between 12-hour clock and 24-hour clock

Writing 1 to the 24/12 bit selects 24-hour clock mode. In 24-hour clock mode, the PM/AM bit is inoperative and is always 0. Writing 0 to the 24/12 bit selects 12-hour clock mode. In 12-hour clock mode, the PM/AM bit becomes valid. It is 0 for a.m. times and 1 for p.m. times.

ii. Overwriting the 24/12 bit

Overwriting the contents of the 24/12 bit could destroy the contents of the registers from the H1 register upward (from the 1-hour digit upward). Therefore, before overwriting the 24/12 bit, it is necessary to save the contents of the hour (H1, H10), day (D1, D10), month (MO1, MO10), year (Y1, Y10), and day-of-the-week (W) registers, then re-write the data back into the registers to suit the new timer mode, after overwriting the 24/12 bit.


(4) TEST bit (D3)

The TEST bit is used by EPSON for test purposes. Operation cannot be guaranteed if 1 is written to this bit, so make sure that it is set to 0 during power-on initialization.

■ Using the RTC-72421/RTC-72423


1. Power-on procedure (initialization)

When power is turned on, the contents of all registers and the output from the STD.P pin are undefined. Therefore, all the registers must be initialized after power on. Follow the procedure given below for initialization.




For details of processes (A) to (C), see next page.


(A) Starting the count



(B) Checking the status of the BUSY bit




(C) Stopping and resetting the counter




2. Read/write of S1 to W registers

Use one of the procedures shown below to access registers other than the control registers (CD, CE, and CF) while the RTC is operating. Note that the control registers can be accessed regardless of the status of the BUSY bit.

Read or write when the HOLD bit is used




Read when the HOLD bit is not used



The operation when the HOLD bit is not used involves reading the same digit twice and comparing the read values. This is to avoid the problem of reading unstable data that would occur if the data was read while the RTC was incrementing the count.

3. Write to 30-second ADJ bit

The 30-seconds ADJ function is enabled by writing 1 to the 30-seconds ADJ bit. Note that the counter registers (S1 to W) cannot be accessed for 76.3 µs after this write. Therefore, follow one of the procedures shown below to use this function.



Note

The crystal unit could be damaged if subjected to excessive shock. If the crystal unit should stop operating for such a reason, the timer within the RTC will stop. While the crystal unit is operating, the BUSY bit is automatically reset every 190 µs and the 30-seconds ADJ bit, every 76.3 µs, but this automatic reset cannot be done if the oscillation stops. Therefore, in such a status, it is no longer possible to escape from the BUSY bit status check loop shown in subsection 2 above or the 30-seconds ADJ bit status check loop shown in subsection 3 above, and you should consider backing up the system. To design a fail-safe system, provide an escape from the loop to a procedure that can process such an error if the loop is repeated for more than 0.5 ms to 1.0 ms.

4. Using the CS1 pin

The RTC-72421/RTC-72423 has 2 chip-select signal systems: CS0 and CS1. Use CS0 as chip-select for ordinary bus access. CS1 is not only used for CPU bus control, it also has the main function of switching between standby mode and operating mode.

(1) Functions

Providing the CS1 pin with the rated voltage levels enables CS1 to have the following functions:


- Enabling interface with microprocessor during operation within the operating voltage range (5.0 V ±0.5 V)
- Reducing current consumption during standby (to prevent through currents caused by unstable inputs, which is inherent to C-MOS devices)
- Protecting internal data during standby

To ensure these functions, make sure that operation of the CS1 pins observes that following conditions:

- Make sure that the voltage input to the CS1 pin during operation is at least 4/5 VDD.
- Make sure that the voltage input to the CS1 pin during standby is as close as possible to 0 V, to prevent through currents.
- Make sure that the operation conforms to the timing chart below during a shift to standby mode or a return to operating mode.

* Standby mode is a state in which a voltage lower than the RTC's rated range of operating supply voltage is applied (4.5 V to 2.0 V). Under this condition, the timer continues to operate under battery back-up power, but the interface between the interior and exterior of the RTC cannot be guaranteed.


(2) Timing



(3) Note

If the RTC is operated with timing conditions different from those shown above, data within the RTC could be overwritten during a shift to standby mode or a return to operating mode. For example, if a write signal (WR) is generated during either of the timing conditions (t_{CDR} , t_R) shown in the timing chart above, the data will be input before the RTC has stabilized. To ensure that data is held throughout the entire standby process, make sure that the timing conditions shown in the chart are followed.

■ Power supply circuit example





Note 1: This capacitor must be of a high capacity because a transient reverse current flows from the collector to the emitter of the transistor when the power is turned off.

Note 2: Use a chargeable or lithium battery. If a chargeable battery is used, there is no need for the diode. If a lithium battery is used, the diode is necessary. For specific details of the resistance of the resistor, contact the manufacturer of the battery that is used.

■ Examples of connection to general-purpose microprocessor


When connecting the RTC-72421/RTC-72423 to a microprocessor, carefully check the AC timings of both the RTC and the microprocessor.

1. Connection to multiplexed bus type




The resistors on the RD and WR lines are not necessary if the CPU does not have a HALT or HOLD state.

2. Connection to Z80 or compatible CPU




*Select IORQ or MEMRQ depending on whether the RTC maps I/O or memory of the CPU.


3. Connection to 68-series MPU



External dimensions



Marking layout



■ Reference data

1. Example of frequency and temperature characteristics

[Finding the frequency stability]

1. Frequency and temperature characteristics can be approximated using the following equations.

$$\Delta fT = \alpha (\theta T - \theta X)^2$$



ΔfT : Frequency deviation in any temperature
 α (1 / °C²) : Coefficient of secondary temperature (-0.035±0.005) × 10⁻⁶ / °C²
 θT (°C) : Ultimate temperature (+25±5 °C)
 θX (°C) : Any temperature

2. To determine overall clock accuracy, add the frequency precision and voltage characteristics.

$$\Delta f/f = \Delta f/f_0 + \Delta fT + \Delta fV$$

$\Delta f/f$: Clock accuracy (stable frequency) in any temperature and voltage.
 $\Delta f/f_0$: Frequency precision
 ΔfT : Frequency deviation in any temperature.
 ΔfV : Frequency deviation in any voltage.

3. How to find the date difference
 Date Difference = $\Delta f/f \times 86400(s)$
 * For example: $\Delta f/f = 11.574 \times 10^{-6}$ is an error of approximately 1 second/day.



Note: This data shows average values for a sample lot. For rated values, see the specifications.

■ Application notes

1. Notes on handling

This module uses a C-MOS IC to realize low power consumption. Carefully note the following cautions when handling.

(1) Static electricity

While this module has built-in circuitry designed to protect it against electrostatic discharge, the chip could still be damaged by a large discharge of static electricity. Containers used for packing and transport should be constructed of conductive materials. In addition, only soldering irons, measurement circuits, and other such devices which do not leak high voltage should be used with this module, which should also be grounded when such devices are being used.

(2) Noise

If a signal with excessive external noise is applied to the power supply or input pins, the device may malfunction or "latch up." In order to ensure stable operation, connect a filter capacitor (preferably ceramic) of greater than $0.1 \mu\text{F}$ as close as possible to the power supply pins (between V_{DD} and GND). Also, avoid placing any device that generates high level of electronic noise near this module.

* Do not connect signal lines to the shaded area in the figure shown in Fig.1 and, if possible, embed this area in a GND land.

(3) Voltage levels of input pins

Apply signal levels that are as close as possible to V_{DD} and ground, to all pins except the $CS1$ pin. Mid-level potentials will cause increased current consumption and a reduced noise margin, and can impair the functioning of the device.

Since it is likely that power consumption will increase excessively and operation cannot be guaranteed, the setting of the voltage range of V_{IH2} and V_{IL2} at the $CS1$ pin should be such that the system is designed so that it is not affected by ripple or other noise.

Note that the $CS1$ pin cannot handle a TTL interface.

(4) Handling of unused pins

Since the input impedance of the signal pins is extremely high, operating the device with these pins open circuit can lead to malfunctions due to noise. Pull-up or pull-down resistors should be provided for all unused signal pins. The N.C. pins should be connected to either V_{DD} or GND , to prevent noise. If not using the ALE pin, connect it directly to V_{DD} .

2. Notes on packaging

(1) Soldering temperature conditions

If the temperature within the package exceeds $+260 \text{ }^\circ\text{C}$, the characteristics of the crystal oscillator will be degraded and it may be damaged. Therefore, always check the mounting temperature before mounting this device. Also, check again if the mounting conditions are later changed.

* See Fig.2 for the soldering conditions of SMD products.

(2) Mounting equipment

While this module can be used with general-purpose mounting equipment, the internal crystal oscillator may be damaged in some circumstances, depending on the equipment and conditions. Therefore, be sure to check this. In addition, if the mounting conditions are later changed, the same check should be performed again.

(3) Ultrasonic cleaning


Depending on the usage conditions, there is a possibility that the crystal oscillator will be damaged by resonance during ultrasonic cleaning. Since the conditions under which ultrasonic cleaning is carried out (the type of cleaner, power level, time, state of the inside of the cleaning vessel, etc.) vary widely, this device is not warranted against damage during ultrasonic cleaning.

(4) Mounting orientation

This device can be damaged if it is mounted in the wrong orientation. Always confirm the orientation of the device before mounting.

(5) Leakage between pins

Leakage between pins may occur if the power is turned on while the device has condensation or dirt on it. Make sure the device is dry and clean before supplying power to it.



Application Manual

AMERICA

EPSON ELECTRONICS AMERICA, INC.

| | |
|-------------------|--|
| HEADQUARTER | 214 Devcon Drive, San Jose, CA 95112, U.S.A. Phone: (1)800-228-3964 FAX : (1)408-922-0238 http://www.eea.epson.com |
| Atlanta Office | International Tower 229 Peachtree Street, NE Suite 510 Atlanta, GA 30303 Phone: (1)404-584-7191 (Main) |
| Chicago Office | 1827 Walden Office Square, Suite 450 Schaumburg, IL 60173 Phone: (1)847-925-8350 Fax: (1)847 925-8965 |
| El Segundo Office | 1960 E. Grand Ave., 2nd Floor, El Segundo, CA 90245, U.S.A. Phone: (1)800-249-7730 (Toll free) : (1)310-955-5300 (Main) Fax: (1)310-955-5400 |

EUROPE

EPSON EUROPE ELECTRONICS GmbH

| | |
|-------------|---|
| HEADQUARTER | Riesstrasse 15, 80992 Munich, Germany Phone: (49)-(0)89-14005-0 Fax: (49)-(0)89-14005-110 http://www.epson-electronics.de |
|-------------|---|

ASIA

EPSON (China) CO., LTD.

7F, Jinbao Building No.89 Jinbao Street Dongcheng District, Beijing, China, 100005
Phone: (86) 10-8522-1199 Fax: (86) 10-8522-1120
<http://www.epson.com.cn>

| | |
|-----------------|--|
| Shanghai Branch | High-Tech Building,900 Yishan Road Shanghai 200233,China Phone: (86) 21-5423-5577 Fax: (86) 21-5423-4677 |
| Shenzhen Branch | 12/F, Dawning Mansion,#12 Keji South Road, Hi-Tech Park,Shenzhen, China Phone: (86) 755-26993828 Fax: (86) 755-26993838 |

EPSON HONG KONG LTD.

Unit 715-723 7/F Trade Square, 681 Cheung Sha Wan Road, Kowloon, Hong Kong
Phone: (852) 2585-4600 Fax: (852) 2827-2152
<http://www.epson.com.hk>

EPSON TAIWAN TECHNOLOGY & TRADING LTD.

14F, No.7, Song Ren Road, Taipei 110
Phone: (886) 2-8786-6688 Fax: (886)2-8786-6660
<http://www.epson.com.tw>

EPSON SINGAPORE PTE. LTD.

No 1 HarbourFront Place, #03-02 HarbourFront Tower One, Singapore 098633.
Phone: (65)- 6586-5500 Fax: (65) 6271-3182
<http://www.epson.com.sg>

SEIKO EPSON CORPORATION KOREA Office

5F, KLI 63 Building,60 Yoido-dong, Youngdeungpo-Ku, Seoul, 150-763, Korea
Phone: (82) 2-784-6027 Fax: (82) 2-767-3677
<http://www.epson-device.co.kr>

SEIKO EPSON CORPORATION

Distributor

Electronic devices information on WWW server

<http://www.epsontoyocom.co.jp>